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 An advanced process for fabrication of 0.25 µm CMOS transistors has been 
demonstrated.  This process is designed for transistors with Lpoly = 0.25 µm and 
Leffective = 0.2 um on 150 mm (6”) silicon wafers.  Devices with Leffective of 0.2 um and 
smaller have been tested and found operational.  A 0.25 um NMOS transistor with 
drain current of 177 µA/µm at VG=VD=2.5 V and a PMOS transistor with drain 
current of 131 µA/µm at VG=VD=-2.5 V are reported.  The threshold voltages are 
1.0 V for the NMOS and -0.735 V for the PMOS transistors.  These 0.25 um NMOS 
and PMOS are the smallest transistors ever fabricated at RIT.     
 Many processes have been integrated to produce the final CMOS devices, 
including: 50 Å gate oxide with N2O, shallow trench isolation by chemical 
mechanical planarization (CMP), dual doped polysilicon gates for surface channel 
devices, ultra-shallow low doped source/drain extensions using low energy As and 
BF2 ions, rapid thermal dopant activation, Si3N4 sidewall spacers, TiSi2 salicide 
source/drain contacts and gates, uniformly doped twin wells, contact cut RIE and 2 
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 For over twenty years the Microelectronic Engineering Department at RIT has 
strived to continue the semiconductor industry trend of fabricating smaller and faster 
transistors.  RIT is currently supporting 0.5 µm, 1.0 µm and 2.0 µm CMOS 
technologies that are fabricated daily in a student run factory.  Students improve 
existing processes for current CMOS lines and develop new advanced processes that 
can be integrated into future technologies.  Until this work, the smallest transistor 
fabricated in the Semiconductor and Microsystems Fabrication Laboratory (SMFL) at 
RIT is an NMOS device with Lpoly = 0.5 µm and Leff = 0.4 µm, completed in May 
2004 by the author.  
The goal of this work is to develop a deep-submicron CMOS process to 
fabricate transistors with Lpoly = 0.25 µm on 150 mm (6”) silicon wafers.  The device 
technology includes: 50 Å gate oxide with N2O, shallow trench isolation by chemical 
mechanical planarization (CMP), dual doped polysilicon gates for surface channel 
devices, ultra-shallow low doped source/drain extensions using low energy As and 
BF2 ions, rapid thermal dopant activation, Si3N4 sidewall spacers, TiSi2 salicide 
source/drain contacts and gates, uniformly doped twin wells, 2 level aluminum 
metallization and is designed to operate at a supply voltage of up to 2.5 V with a 
threshold voltage of ± 0.5 V.  This technology will expose students to advanced 




(2.1) Scaling Trends 
Gordon Moore, the co-founder of Intel Corporation, predicted the transistor 
density on an integrated circuit (IC) would double every 18-24 months. [1] This 
became known as “Moore’s Law” and has been a driving force in the scaling of 
transistors even today.  The advancement in transistor technology has allowed 
transistors with gate lengths of 65 nm to be produced today compared to 10 µm in 
1971.  This is a 150x reduction in gate length which results in a 36,000x increase in 
switching speed and a 60,000x increase in number of transistors on an IC.  Figure 2-1 
is a summary of industry scaling trends of technology feature size, transistor gate 
length and transistor cost over the last 35 years.  
 
Figure 2-1:  Technology, features size and transistor cost vs. year  [2] 
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(2.2) Transistor physics 
 A transistor is a four terminal active device consisting of a gate, source, drain, 
and body.  An NMOS device has an n+ source/drain region diffused into a p-type 
body.  To turn the device on, a positive voltage above the threshold voltage, VT, is 
applied to the gate to repel positively charged holes at the surface.  The gate is 
insulated from the body by a thin dielectric layer.  This creates a surface region 
depleted of holes and exposes the negatively ionized p-type acceptor atoms.  This is 
known as bulk charge, BQ , and supports electric field lines emanating from the 
positive gate charge, GQ .  The remaining electric field lines terminate on electrons 
that diffuse from the source, known as inversion charge, IQ .  The sum of the 
negative BQ and negative IQ  make up the total positive GQ .  The source and body are 
grounded and a positive voltage is applied to the drain which attracts the inversion 
charge.  This inversion charge moves from source to drain and becomes the current 
flowing through the device.  Figure 2-2 is a schematic of an NMOS transistor with its 
terminal voltages labeled.  An analogous analysis can be made for a PMOS transistor. 
 
 





Equation 2-1 is the classical derivation for the drain current of an NMOS transistor 
calculated by integrating the inversion charge along the channel. [4] 
Equation 2-1    dVVQL
WI nnVD
VS
DS )(∫= µ  
 The resulting equation for the source to drain current in the linear region of 
operation is shown in Equation 2-2.  In the linear region, the current increases 
approximately linear with increasing drain voltage.  Also, the current is dependent on 
majority carrier mobility, oxide capacitance per unit area, width to length ratio and 
the overdrive of the gate voltage above the threshold voltage.   





WCI LIN −−= µ  
 As the drain voltage increases to its saturation voltage (VDS-SAT = VGS – VT), 
the transistor enters the saturation region of operation.  In this region the current 
increases with the square of the (VGS-VT) overdrive.  The resulting equation for the 
source to drain current in the saturation region of operation is shown in Equation 2-3.  
In a long channel transistor, the drain current is independent of the drain voltage.  In 
other words, the gate has full control of the current conducted through the channel. 





WCI SAT −= µ  
The threshold voltage for the NMOS transistor is shown in Equation 2-4.  The three 
main components of the threshold voltage is the flat band voltage, bulk potential and 
voltage drop across the oxide.   
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NqVV Ψ+Ψ+= ε  
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kT ln  
 The flat band voltage, VFB, shown in Equation 2-5, is dependent on the metal-
semiconductor work function, ΦMS, and the charge in the gate oxide, QOX’, divided by 
the oxide capacitance, COX’.    ΦMS is dependent on the metal Fermi potential and the 
type of semiconductor.  For an NMOS transistor with N+ poly or Aluminum, ΦMS is 
typically a negative voltage.  For a PMOS transistor with N+ poly, ΦMS is typically a 
negative voltage, but with P+ poly ΦMS is typically a positive voltage.  The bulk 
potential, ΨB, is dependent on the thermal voltage and the natural log of the doping 
concentration, Na, divided by the intrinsic carrier concentration, ni.  For an NMOS 
device, ΨB is positive, for a PMOS device, ΨB is negative.  The third term in the VT 
equation is the voltage drop across the oxide which depends on the oxide capacitance 
and the doping and type of the substrate.  For NMOS transistors this voltage is 
typically positive while typically negative for PMOS transistors.  To turn the 
transistor on, the gate voltage must overcome the flat band voltage, a voltage drop 
across the gate oxide and a voltage drop across the semiconductor, which involves 
depleting then inverting the channel to a potential of 2ΨB. 
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(2.3) Short Channel Effects 
 In devices with long gate lengths, the gate is the primary terminal in 
supporting the inversion charge in the channel.  There is a depletion region which 
extends from the source and drain into the channel caused by the reverse biased p-n 
junctions they make with the body.  The positively ionized donor atoms on the n+ 
drain side of the body-drain p-n+ junction also allows for some support of inversion 
charge in the channel.  For large devices, the contribution of the drain in controlling 
the inversion layer in the channel is much smaller compared to the gate.  However, as 
devices are scaled down in length, the drain has a larger percentage contribution in 
supporting inversion charge in the channel.  This effect is known as “charge sharing” 
and effectively reduces the control the gate has over the channel of the device.  The 
off-state leakage current will increase since the gate doesn’t have full control of 
turning the device off.  The solution to this problem is to scale physical parameters of 
the device to increase the control of the gate.  “Gate control” is the most important 
concept in the physics of a transistor for proper operation in the on and off state.  
 Figure 2-3 shows the surface potential in the channel of an NMOS transistor 
versus position from the source to drain.  It can be seen as the drain bias is increased, 
the surface potential in the drain region increases.  Additionally, it can be seen the 
surface potential also increases into the drain side of the channel.  This results in 
lowering of the thermal barrier that is supposed to be fully controlled by the gate.  
The reduction in surface potential, or energy barrier, is known as Drain Induced 
Barrier Lowering (DIBL).  DIBL manifests itself in multiple ways in electrical 
characteristics of a transistor known as “Short Channel Effects.” 
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Figure 2-3:  Drain Induced Energy Barrier Lowering [5] 
 The most common short channel effect is noticed in the “family of curves” 
ID-VD plot shown in Figure 2-4.  In the saturation region of operation the current in 
the device should remain constant once the saturation voltage is reached.  However, it 
is noticed the current increases linearly resulting in a slope to the saturation region.  
Using this slope, a line can be projected to the negative x-axis and the reciprocal of 
this voltage is known as the Early Voltage, λ, and is in units of V-1.  The drain current 
equations shown in Equation 2-2 and Equation 2-3 are modified by a multiplication 





Figure 2-4:  Channel Length Modulation 
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 Another short channel effect is seen on a Log (IDS)-VGS plot shown in Figure 
2-5.  This is the sub-threshold region of operation where the current increases 
exponentially until the device turns on.  It can be seen as the drain voltage is 
increased to a higher potential the current also increases for voltages below threshold.  
This results in a higher off-state current that also shifts the threshold voltage of the 
device.   
 
Figure 2-5:  Influence of DIBL on Sub-threshold and VT 
 A common metric of calculating the DIBL is shown in Equation 2-7.  By 
dividing the change in gate voltage by the change in drain voltage at a specified drain 
current, a metric in units of mV/V can be obtained.  Ideally, this DIBL number is 
minimized, meaning the drain has a small impact on current through the device. 









 A third common short channel effect is threshold voltage roll-off shown in 
Figure 2-5.  At very small gate lengths the threshold voltage decreases compared to a 
larger gate length device.  At some minimum gate length the threshold voltages for 
the NMOS and PMOS can roll-off to 0 V.  This means both devices will be on with 
∆VT
VDS = 2.0 V 




zero gate bias and will cause inoperable CMOS circuits.  This effect is caused by 
DIBL, as for very small gate length devices, the drain barrier is lowered severely and 
charge sharing from the drain causes conduction even at zero gate bias. 
 
NMOS + 0.5 V 





Figure 2-6:  Threshold Voltage Roll-Off 
 A fourth short channel effect is source/drain punch through shown in Figure 
2-7.  At high drain bias in the saturation region of operation in the IDS-VDS plot, the 
current rapidly increases.  The depletion region extending from the drain into the 
channel can eventually get close enough to the depletion region from the source to 
cause a reduced energy barrier that will increase the drain current.  This will cause 








(2.4) NTRS scaling parameters 
 The NTRS Roadmap gives guidelines for scaling physical and electrical 
parameters to meet on and off state performance requirements at a particular 
technology node. [6] Physical parameters such as oxide thickness, source/drain 
junction depth and doping concentration, channel doping profile, and side-wall spacer 
length are scaled based upon the gate length, λ.  Electrical parameters such as Sub-
threshold swing, DIBL, VDD, VT, and parasitic resistances must be controlled to 
achieve the required performance parameters such as ION and IOFF.  Some of the 
NTRS Roadmap guidelines for poly gate lengths of 0.25 µm are shown in Table 2-1. 
ION 600 µA/µm  Tox 40 - 50 Å 
IOFF 1 nA/µm  XJ (shallow LDD) 50 – 100 nm 
Log(ION / IOFF) 5.75 decades  ND (LDD) 2 - 5 x1018 cm-3 
SS 85 mV/decade  RS (LDD) 400 – 850 Ω sq 
DIBL < 100 mV/V  XJ (contact) 135 – 265 nm 
VDD 1.8 – 2.5 V  ND (contact) > 1x1020 cm-3 
| VT | 0.5 V  XJ (SSRW channel) 50 – 100 nm 
Table 2-1:  NTRS Scaling Parameters for 0.25 µm Transistors [6] 
 A schematic of a transistor cross-section with physical parameters scaled 
according to gate length, λ, to achieve the performance parameters is shown in Figure 
2-8. 
 
Figure 2-8:  Scaling Guidelines as a Function of Gate Length [7] 
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(2.4.1) 50 Å Gate Oxide with Nitrogen Incorporation 
 The gate oxide in a transistor must be scaled smaller in thickness as the gate 
length is scaled smaller in size.  This is done to give the gate more control in 
switching the device on and off.  Another way to look at this is the capacitance 
between the gate and the substrate must be increased as devices are scaled, keeping in 
mind, capacitance is defined as a change in charge for a given change in voltage.  In 
high-speed circuits, the transistors are turned on and off billions of times per second.  
A high capacitance is desirable because a larger change in charge per change in 
voltage is possible so the device can be switched from on (large amount of inversion 
charge) to off (no inversion charge) very quickly. A very important detail regarding 
an ultra thin gate oxide is that there must be nitrogen incorporated into it.  This is 
because boron from the p-type poly gate will diffuse easily through a thin oxide layer.  
The addition of nitrogen into the oxide film will prevent the boron penetration into 
the channel region of the PMOS.   
 The NTRS Roadmap requires a gate oxide of 40 Å – 50 Å for the 0.25 µm 
technology node. [6] This is actually an equivalent oxide thickness (EOT) as poly 
depletion effects will cause the electrically extracted accumulation mode oxide 
thickness to be larger then the physical thickness of the oxide layer.  A 50 Å gate 
oxide process is used for RIT’s 0.25 µm Deep-Submicron CMOS process.  At this 
thickness the gate capacitance is estimated to be greater then 690 nF/cm2 and have an 
oxide electric field of 4 MV/cm at 2.0 V on the gate.  This is at the limit of Fowler-
Nordheim tunneling and should not have problems with long term reliability due to 
pre-mature breakdown. [8] 
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(2.4.2) Channel Doping 
 As the gate of a transistor is scaled down in length the doping concentration of 
the channel must be increased to control short channel effects described in Section 
(2.3)  The channel region must be doped heavier to reduce the depletion regions from 
the source/drain from extending into the channel.  This will decrease the control the 
drain has on the channel but will also decrease the mobility of the carriers at the 
surface since there is more dopant to cause scattering.  To do this, the NMOS and 
PMOS devices are built in a p-well and n-well, respectively.  This is referred to as a 
“twin well” process and will allow the doping concentration, junction depth, and 
therefore sheet resistance, of each well to be engineered to the proper electrical 
parameters.  A summary of the channel doping parameters are shown in Table 2-2. 
 NMOS PMOS NMOS Field PMOS Field
Well Type p n p n 
Gate Material N+ Poly P+ Poly N+ Poly P+ Poly 
Doping Concentration 
(cm-3) 6.5x10
17 5.5x1017 6.5x1017 5.5x1017 
Junction Depth 
(µm) 3 3 3 3 
Gate Oxide 
(Å) 50 50 4000 4000 
Threshold Voltage 
(V) + 0.5 V - 0.5 V + 50 V -50 V 
Table 2-2:  Summary of Channel Doping Parameters 
 A dual doped poly scheme is used where the NMOS uses N+ poly and the 
PMOS uses P+ poly.  This will allow surface channel transistors to be built since 
counter-doping of the n-well for the PMOS will not be required to shift the threshold 
voltage to a low enough magnitude value.  If N+ poly is used for the PMOS, the 
metal-semiconductor work function is a negative value, which will cause a left shift 
in the threshold voltage to a larger magnitude negative value.  The target threshold 
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voltage for this process is 0.5 V for the NMOS and -0.5 V for the PMOS.  A 
threshold voltage adjust implant will be needed to make the threshold voltage less 
negative and a final value of -0.5 V.  To do this, a p-type dopant, boron for example, 
would be implanted into the channel to support more inversion charge, and therefore 
decrease the amount of gate charge needed to turn the device on.  If P+ poly is used 
for the PMOS, the metal-semiconductor work function is a positive value, which will 
cause a right shift in the threshold voltage to a smaller magnitude negative value.  To 
shift the threshold voltage to a larger magnitude negative value of -0.5 V, an n-type 
dopant, phosphorous for example, would be implanted into the channel to increase the 
effective channel concentration at the surface.  A larger amount of gate charge will 
then be needed to invert the surface and create a hole channel.  The P+ poly gate is an 
advantage for creating surface channel PMOS which will lead to a better gate control 
in the turning the device off.  As a tradeoff, however, surface channel devices have 
lower channel mobility due to increased carrier scattering with the Si/SiO2 surface, 
which will cause lower drive currents.  This leads to a better off-state control of the 
device at the expense of channel mobility.  
 The junction depths are diffused to around 3 um to ensure the doping is 
continuous under all field regions.  Also, vertical punch through, between the reverse 
biased PMOS drain diode in the n-well and the complimentary doped p-well, will be 
eliminated with a large junction depth of the wells.  The field oxide is made much 
thicker then the gate oxide to ensure the parasitic field transistors that exist between 
active devices do not turn on until a voltage much higher then the 1.8 – 2.5 V supply 
range. 
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(2.4.3) Supply Voltage and Sub-threshold Swing 
As the oxide thickness is decreased, the supply voltage must be decreased so 
the oxide doesn’t break down.  Also, the supply voltage must be decreased to reduce 
leakage between the reverse-biased drain and body terminal.  Since the supply 
voltage is decreased, VT must be decreased so that VGS can be sufficiently higher then 
VT.  This is known as “gate over-drive” and is important since the drive current is 
proportional to VGS – VT.  The problem that arises is there may not be enough gate 
voltage between 0 V and VT to turn the device off.  The sub-threshold swing, SS, is a 
measure of how much of a change in gate voltage, below VT, is required to change 
the off-current in the device by a magnitude of 10.  The equation for SS is shown in 
Equation 2-8 and has a theoretical limit of 60 mV/decade at room temperature. [3] 
Where kT/q is the temperature dependent thermal voltage, CD is the depletion 
capacitance which arises from the change in bulk charge for change in gate voltage, 
and COX which is the gate oxide capacitance.  









kTSS 110ln                                    
A 0.25 µm device needs a SS of 85 mV/decade to decrease the sub-threshold 
current 5.75 decades from on to off given the fact there is 500 mV between 0 V and 
VT.   It can be seen that as devices scale in length, the supply voltage and VT must be 
decreased.  Also, the sub-threshold swing must be decreased by decreasing TOX, and 
therefore increasing COX, so the SS is a value that can properly switch the device off. 
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(2.4.4) Low Doped Source/Drain Extensions 
 The junction depths of the shallow LDD region are made very small so the 
depletion region from the gate dominates the depletion region from the drain, thus 
giving the gate more control.  The LDD implants are self aligned to the poly gate and 
are performed after the re-oxidation step which forms a screening oxide of around 
100 Å.  In industry, the silicon would be implanted with silicon or germanium to 
create an amorphous surface layer that low energy implants would be implanted 
into. [9] The amorphous layer reduces channeling of the source/drain dopants and 
allows for shallower junction depths to be implanted.    Also, arsenic is used as the n-
type dopant because it can be implanted to shallow junction depths at a higher 
acceleration energy because the projected range is smaller at a given energy 
compared to phosphorous.  Table 2-3 is a summary of the guidelines from the NTRS 
roadmap to meet on and off state performance for a CMOS technology with Lpoly of 
0.25 µm. 
 NTRS Guidelines Range Target 
XJ(LDD) 0.4*Lpoly +/- 25% 75 nm – 125 nm 75 nm 
RS (LDD)  400 – 850 Ω/ sq 400 Ω/sq 
ND(LDD)  5.2x1018 – 2.5 x1018 cm-3 5.2x1018 cm-3 
Table 2-3:  NTRS Guidelines for LDD Scaling [6] 
A range for the junction depth of the shallow LDD is 75 nm – 125 nm.  The 
target for this process will be 75 nm.  The designed source/drain junction depth for 
the 0.5 µm NMOS device in [10] was 150 nm.  Using basic scaling laws [3], 
decreasing the gate length by a factor of 2 requires decreasing the junction depth by a 
factor of 2.  The sheet resistance of the LDD has a range of 400 Ω/sq – 850 Ω/sq.  
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The target for this process is 400 Ω/sq and an estimated doping concentration of 
5.2x1018 cm-3 is required.   
To place the peak of the LDD implant at the surface of the silicon, the 
projected range must be at least 100 Å, the thickness of the poly re-ox.  For BF2, this 
energy is 20 keV and for arsenic is 25 keV.  2000 Å of polysilicon is thick enough to 
block transmission of BF2 up to 90 keV and arsenic of up to 100 keV. 
Transient enhanced diffusion can cause the junction depths to rapidly increase 
at temperatures of 670-900°C. [8] Since high temperatures are needed to activate the 
dopant and repair damage to the silicon lattice it is necessary to ramp to high 
temperature at a fast rate and be able to cool the wafer down quickly as well.  Arsenic 
is not as susceptible to TED for the n-type LDD and source/drain junctions; however, 
boron in the PMOS is much more susceptible to TED and is a concern.  Therefore, 
the target junction depth and sheet resistance are chosen on the low end so if more 
diffusion occurs then is simulated, the devices will still perform well in the on/off 










(2.4.5) Source/Drain Contact 
 As the junction depths of the source/drain contact are made smaller their 
parasitic resistances will cause a decrease in drive current.  They must therefore be 
doped heavier to decrease this resistance.  The source/drain contact implants are self 
aligned to the poly gate and are offset by the nitride sidewall spacers.  They are doped 
much heavier then the LDD regions to provide a low resistance path between the 
contact cut and LDD in a non-silicided process.  This is done by increasing the 
implant dose to provide more dopant atoms and increasing the implant energy so a 
deeper junction depth will be formed.  For a self aligned silicide process, such as this 
0.25 µm CMOS process, the deeper junction is required because a portion of the 
silicon will be consumed to make the silicide.  If silicide accounts for more then half 
of the source/drain contact depth, junction leakage will occur and the off-state current 
will increase. [8] Table 2-4 is a summary of the guidelines from the NTRS roadmap 
to meet on and off state performance for a CMOS technology with Lpoly of 0.25 µm. 
 NTRS Guidelines Range Target 
XJ(Contact) 0.8*LPOLY +/- 33% 134 nm – 266 nm 150 nm 
ND(Contact)   >1x1020 cm-3 
Table 2-4:  NTRS Guidelines for Source/Drain Contact Scaling [6] 
A range for the junction depth of the deeper contact is 134 nm – 266 nm.  On average, 
the junction depth of the contact is twice that of the shallow LDD. [6] The target 
junction depth is therefore 150 nm.  The implant energy needed will be on the order 
of 30 keV for arsenic and 25 keV for BF2.  As stated before, a poly thickness of 
2000 Å is thick enough, in conjunction with the poly re-ox thickness, to block 
transmission of arsenic up to 100 keV and BF2 up to 90 keV. 
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(2.4.6) Titanium Silicide 
 A self-aligned silicide (SALICIDE) process is used to make very low 
resistance contacts in the source/drain/gate regions of the device.  For the 
source/drain contact regions, the sheet resistance must be made much lower then the 
sheet resistance of the LDD so most of the drain voltage is applied across the channel 
of the device.  For the gate, the lower sheet resistance will allow faster switching 
because the gate capacitor will be charged and discharged faster.  The NTRS 
Roadmap requires the LDD regions cause a maximum reduction in saturation current 
of 10%.6  Equation 2-9 will predict the saturation resistance normalized per unit 
width, WRSAT × . [8]  Equation 2-10 will predict the resistance of the LDD region 
as a function of sheet resistance and spacer length normalized per unit 






 must be kept to less then 10%. 








ε47.0                                 
 
Equation 2-10  TOTALSLDD LRWR LDD ×=×       
 For a gate oxide thickness of 50 Å, VDD of 2.0 V, VT of 0.5 V, satv of 1x107 
cm/s, OXε  of Oε×9.3 , and Oε of 8.854x10-14 F/cm, an WRSAT × value of 




 Figure 2-9 is a cross section of a transistor with the corresponding parasitic 
resistive regions inherent to the device.  Below are equations for the calculating the 
parasitic resistances shown in Figure 2-9 for a nominal 1 µm wide device.  For wider 
devices, the individual resistance components will decrease proportional to the width. 
 
Figure 2-9:  Transistor Schematic with Parasitic Resistances 
Equation 2-11  PARASITICCHANNELTOTAL RRR +=                                 
Equation 2-12  EXTRINSICEXTENSIONPARASITIC RRR +=  
Equation 2-13  '' DSEXTENSION RRR +=   
Equation 2-14  CDSEXTRINSIC RRRR 2++=  
Equation 2-15  spacerS LRWRs LDD ×=×'       
Equation 2-16  spacerSD LRWR LDD ×=×'                 
Equation 2-17  LRWRs SILICIDES ×=×    




WR CCC ×Ω×== −× ρρ  
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Table 2-5 below is a summary of the estimation in reduction of drive current when 
comparing the parasitic resistance to the channel resistance.  It is assumed the length 
of the LDD is 0.25 µm, the length of the source/drain contact is 0.75 µm, and length 
of the metal contact to silicide is 0.5 µm.  Also, LDDSR  is assumed to be 400 Ω/sq 
and SILICIDESR  is 4 Ω/sq.  It can be seen the addition of the source/drain contact and 
metal/silicide contact resistances reduce the drive current by 5.1%.  The guidelines 
from the NTRS Roadmap require <10% reduction in drive current due to the total 
parasitic resistance in the device.  
W× EXTENSIONR
(Ω x µm) 
W× EXTRINSICR
(Ω x µm) 
W× PARASITICR
(Ω x µm) 
W× SATR  









200 7 207 4108 5.1% 
Table 2-5:  Reduction in IDSAT Due to Parasitic Resistance 
RS and RD can be made to be very low resistance with the use of silicides to decrease 
the total parasitic resistance.  Titanium silicide (TiSi2) is widely used in 0.25 µm 
CMOS processes and is used in Intel’s 0.25 µm CMOS process. [11] The silicide is 










 This chapter will focus on the details of the 0.25 µm CMOS Process.  Section 
(3.1) will detail every step in the process flow from bare silicon to multi-level 
metallization.  To understand the complexity in fabricating even the simplest CMOS 
logic circuit, the CMOS inverter, crossectional pictures are included in all relevant 
steps of this process.  Section (3.2) will contain information on the lithography tool 
stepper jobs created for this process.  Finally, Section (3.3) will include details on the 
test chip created for this process.  A layout schematic of the test chip is included to 
give the reader a “top-down” perspective of a CMOS IC.  These will supplement the 
“side-view,” or crossectional, perspective that is presented in Section (3.1).   
(3.1) Process Flow 
The 0.25 µm CMOS process is the most advanced CMOS process developed 
in the Microelectronic Engineering department at RIT.  A total of 75 steps will be 
described in this section and constitute the main process steps used in fabrication of 
the device wafers.  A CMOS process flow is very complex and requires careful 
planning to ensure a sufficient number of control wafers are included to monitor 
critical parameters throughout the fabrication process.  Additional details are included 
in each step for collecting electrical and physical metrology data to detect any 
problems during the fabrication and provide experimental data that can be compared 
to simulated values. 
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(Step 1)  Scribe 
The first step in the process is to scribe each wafer with a lot number and a 
unique wafer identification number to distinguish device wafers from control wafers.  
By convention, lots run in our student factory begin with the letter F, and are 
formatted as FYYMMDD.  Where YY is the last 2 digits of the year, MM is the last 
2 digits of the month, and DD is the last 2 digits of the Day.  Research lots begin with 
an R and follow the same format: RYYMMDD.  This process is still under 
development and improvement so the naming convention chosen is for a research lot 
and all wafers are scribed as R050922.  Also by convention, wafers that begin with D 
are device wafers and wafers that begin with C are control wafers.  Device wafers are 
intended to see all steps in the process and will be tested for electrical performance 
upon completion.  Control wafers are typically used as blanket monitor wafers for 
film thickness, sheet resistance, junction depth, etch rates, etc.  Table 3-1 below 
identifies the 10 device wafers and 9 control wafers that will be described in this 
process. 
Device Wafers Total Wafer ID 
Device wafers at end of process 6 D1-D6 
Leave behind 2 device wafers after poly etch 2 D7,D8 
Leave behind 2 device wafers before gate oxide 2 D9,D10 
   
Monitor Wafers   
Blanket Arsenic n-LDD in blanket p-well 1 C1 
Blanket Arsenic n-S/D Contact in blanket p-well 1 C2 
Blanket BF2 p-LDD in blanket n-well 1 C3 
Blanket BF2 p-S/D Contact in blanket n-well 1 C4 
NMOS Channel (P-Well) 1 C5 
PMOS Channel (N-Well) 1 C6 
PMOS Channel (Boron Penetration into N-Well) 1 C7 
N+ Poly 1 C8 
P+ Poly 1 C9 
Table 3-1:  Wafer Identification 
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(Step 2)  Four Point Probe 
 After being scribed, the wafers are measured to determine their starting bulk 
resistivity.  The CDE Resistivity Mapper tool is used to measure the sheet resistance 
on the control wafers in 49 points.  There are 4 probes of equal spacing; a current is 
forced through the 2 outer probes and a voltage drop is measured across the 2 inner 
probes.  The device wafers are not probed since this measurement tool will make 
indentations in the wafer and cause damage; therefore, the control wafers are used for 
measurements.  Equation 3-1 is used to determine the sheet resistance of the starting 
wafers.  Knowing the thickness of the wafer, t, the bulk resistivity can be determined 
using Equation 3-2. [12] 




     (ohms/square) 
Equation 3-2:   tRs×=ρ                     (ohm- cm)    
 Since this process employs twin wells, lightly doped n or p type starting 
wafers can be used.  Table 3-2 is a summary of the starting wafer information for lot 
R050922.  Wafers included in this step are C1-C7. 
 
Company MEMC Electronic Materials, Inc. 
Grade Prime Polished Wafers 
Type Boron Doped P-Type 
Diameter 150 mm 
Orientation (100) 
Thickness 655 – 697 µm 
Resistivity 25 – 45 Ω-cm 
Doping Concentration 3.32 x 1014 cm-3 for ρ=40 Ω-cm 
Table 3-2:  Starting Wafer Information 
 
 24
(Step 3)  RCA Clean 
 The wafers are cleaned in a process developed by Radio Corporation of 
America, and is known as an RCA Clean.  The purpose of this step is to remove 
organic and metallic particles that have accumulated on the wafers after the scribe 
and 4 point probe step.  Figure 3-1 is a diagram of the RCA Clean process that is 
used.   
 
Figure 3-1:   RCA Clean Process 
 The SC-1 bath contains Ammonium Hydroxide (NH4OH) which is used to 
remove organic particles such as photoresist.  A rinse is done to remove residual 
chemicals before a 50:1 H2O:HF dip to remove a chemical oxide grown during the 
SC-1 bath.  This oxide is formed from the hydrogen peroxide (H2O2) which is 
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unstable and will decompose into H2O and an additional O that can combine with 
bare silicon to form SiO2.  The chemical oxide is approximately 20-30 Å thick and 
cab be etched in the 50:1 HF for 1 minute.  The etch rate of 50:1 HF is approximately 
120 Å/min.  A 15 second etch is sufficient to remove the chemical oxide but 30 
seconds is chosen to ensure all of it is removed.  The SC-2 bath contains hydrochloric 
acid (HCl) and is used to remove metallic particles.  A second HF dip step is 
performed to remove the chemical oxide grown in SC-2.  A final rinse is done and the 
wafers are placed in a spin/rinse/dryer that rotates the wafers at 3000 RPM for 
3 minutes then blows nitrogen to dry. 
 Since the wafers have no topography at this point in the process, they can be 
measured before and after the RCA clean to determine how many initial particles 
have been removed.  The Tencor Surfscan can only measure particles on a flat 
surface.  Advanced wafer inspection tools can measure the number and size of 
particles on wafers with topography, as they will have as the fabrication process 
progresses.  Include wafers D1-D10 and C1-C9 in this step so all wafers can be 
cleaned.  At the completion of the clean, the device crossection is shown in Figure 
3-2. 
 
Figure 3-2:  Starting Wafer 
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(Step 4)  Pad Oxidation 
 A 500 Å pad oxide is thermally grown in Tube 4 of the Bruce Furnaces.  This 
oxide will provide a stress relief layer between the bare silicon and subsequent silicon 
nitride (Si3N4) that will be deposited in the following step.  Differences in thermal 
expansion between silicon and silicon nitride will cause defects in the channel regions 
of the transistor which will degrade their on and off-state performance.  Recipe #207 
MAquilino 500A Dry Ox recipe is used to grow this oxide.  Figure 3-3 shows the 
CMOS crossection after the 500 Å pad oxide step.  Include D1-D10 & C1-C9. 
 
Figure 3-3:  500 Å Pad Oxide 
 Details for Recipe 207 are shown in Table 3-1.  Program 1 on the 
Nanometrics Spectrometer thin film thickness tool (Nanospec) can be used to 
measure oxides from 400 Å -30,000 Å.  An 81-point measurement can be done using 









Push In 12 800 10 0 
Stabalize 15 800 10 0 
Ramp Up 20 1000 0 5 
Soak 49 1000 0 10 
N2 Purge 5 1000 15 0 
Ramp Down 40 800 10 0 
Pull Out 15 800 5 0 
Table 3-3:  500 Å Pad Oxide Recipe 
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(Step 5)  LPCVD Silicon Nitride 
 A 1500 Å silicon nitride layer is deposited by Low Pressure Chemical Vapor 
Deposition (LPCVD) in the lower tube of the ASM LPCVD tool.  Recipe 
FACNIT810 is used which is a standard factory recipe.  Figure 3-4 shows the CMOS 
crossection after the nitride deposition step.  Include D1-D10 & C1-C9. 
 
Figure 3-4:  STI LPCVD Nitride Deposition 
 Details for the FACNIT810 recipe are shown in Table 3-4.  The Nanospec can 
be used with Program 6 to measure nitride on oxide from 300 Å -7000 Å.  An 81-
point measurement can be done using the Prometrix SM300 Spectramap system and 
non-uniformity data recorded.   
Pressure 400 mTorr
Temp 810°C 
SiH2Cl2 60 sccm 
NH3 150 sccm 
Time 21 min 
Table 3-4:  FACNIT810 Recipe 
 The log sheet should be consulted to get most recent deposition rate, then a 
new time can be calculated to achieve the desired thickness target.  The average and 
center deposition rates are 72.4 Å/min and 67.1 Å/min at 810°C, respectively.  The 
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twin well implants will go through this nitride so the thickness needs to be well 
controlled. 
(Step 6)  Photo 1: Active (STI) 
 The first lithography layer will define the active areas of the transistors.  
Everywhere outside of the active region will be the field region where oxide will be 
used as electrical isolation.  The STI mask is a clear field mask where the active areas 
are opaque boxes made of chrome and everywhere else is transparent quartz.  A 
positive resist system is required to have photoresist remaining to protect the active 
areas during etching of the shallow trenches.  Light allowed to pass through the 
transparent areas of the mask will be absorbed by the resist and allow it to be 
dissolved in a developer solution.  The resist must then be hard baked so that it can 
withstand the subsequent plasma etch.  Figure 3-5 shows the CMOS crossection after 
Level 1 lithography.   
P-Substrate
 
Figure 3-5:  Level 1 Lithography - Active 
 29
 The Canon FPA2000i-1 reduction stepper system is used for the exposure of 
the photoresist.  This is a 5x reduction stepper with a 365 nm mercury arc lamp 
source that can process 150 mm wafers.  The minimum feature size that can be 
resolved with this optical system is governed by the Raleigh Criteria shown in 
Equation 3-3 where λ is the exposure wavelength, NA is the numerical aperture, and 
k1 is a process dependent parameter.  Equation 3-4 governs the depth of focus which 
is dependent on the wavelength, inverse square of NA, and a second process 
dependent parameter, k2. [13] 
Equation 3-3              
NA
kR λ1=  




For λ=365nm, NA=0.52, k1=0.7, and k2=0.6, the minimum resolution is 0.5 µm and 
DOF 0.8 µm.  This capability is acceptable for a fully scaled 0.5 µm CMOS process 
but does not provide small enough resolution for a 0.25 µm CMOS process.  The 
ideal tool to use would be the ASML 5500/90 5x reduction stepper.  This tool has a 
248 nm KrF excimer laser and can process 150 mm and 200 mm wafers and can 
resolve lines as small as 0.25 µm.  Due to software communication errors this tool 
was not chosen for this process.  These issues have recently been resolved, and 
replacement lithography process needs to be developed and integrated into the full 
CMOS process.  Therefore, the devices will be fully scaled around 0.5 µm design 
rules but the gates will have photoresist trimming to reduce their linewidth to 
0.25 µm.  This will allow processing on the Canon FPA2000i-1 stepper which is the 
standard lithography tool for factory processes.   
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 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 1 
Active lithography are shown in Table 3-5. 
Mask ID STI 
Stepper Jobname R051ADVCMOS_ACT
Dose 150 mJ/cm2 
Focus - 0.3 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-5:  Level 1 Lithography Parameters 
 Details of the Coat and Develop recipes described in Table 3-5 are shown in 
Figure 3-6 below.  The SSI Coat/Develop track is used and is capable of processing 
150 mm wafers.  This tool is a standard factory tool that is well characterized and 
very reliable.   
 
Figure 3-6:  SSI Track Coat/Develop Recipes 
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 The target thickness for this step is 10,000 Å.  This thickness is sufficient to 
withstand the trench plasma etch.  The critical dimension on this level is a 1.0 µm 
space which represents the minimum distance between adjacent active areas using 
0.5 µm design rules.  Include D1-D10 and measure the CD on Leitz Microscope. 
(Step 7)  Shallow Trench Reactive Ion Etch 
 The shallow trench etch is performed in the Drytek Quad Reactive Ion Etcher.  
This tool has the capability to etch anisotropically; which is to say the vertical etch 
rate is much larger than the horizontal etch rate.  An ideal etch would be perfectly 
anisotropic so the width of the active area is not reduced which will reduce the drive 
current.  The target trench depth is 4000 Å to ensure the field VT is large enough to 
prevent parasitic conduction between adjacent transistors.  Figure 3-7 is the CMOS 
crossection after the shallow trench etch.  Include wafers D1-D10.   
P-Substrate
 
Figure 3-7:  STI Trench Etch 
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 The first wafer should be etched and photoresist removed.  A step height can 
be performed using the Tencor P2 Profilometer which drags a stylus across the trench 
and displays the depth.  The total depth measured should be 7000 Å: 4000 Å silicon 
trench + 500 Å pad oxide + 1500 Å nitride.  The etch time can be adjusted if the 
depth is too large or small.  Details of the etch process are included in Table 3-6. 
Recipe FACSPCR Season 
Power 250 W 350 W 
Pressure 60 mTorr 60 mTorr
CHF3 30 sccm 30 sccm 
SF6 30 sccm 30 sccm 
Time 5 min + 30 sec 10 min 
Chamber 2 2 
Table 3-6:  STI Etch Recipe 
 The seasoning step is helpful to remove any atmosphere molecules that are 
adsorbed on the surface of the chamber or etch plate.  This will allow the chamber to 
be pumped down to the lowest possible pressures.  A quartz plate is used because it 
has been found the etch uniformity is higher compared to the aluminum plate that is 
also available. 
 This etch is a 1-step etch that will etch through the nitride, oxide and silicon.  
If an endpoint system were available, a multiple step etch could be developed that is 
optimized for etching each of the 3 materials and being able to automatically switch 
between recipes when one film as completed etching.  Since this is not available, a 
single step etch is done with a total etch time of 5 minutes + 30 sec.  The average etch 
rates for nitride, oxide, silicon and photoresist are: 1010 Å/min, 489 Å/min, 
1175 Å/min and 836 Å/min, respectively.  The only way to measure the sidewall 
angle is to cleave a control wafer and use the scanning electron microscope (SEM) to 
image the trenches. 
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(Step 8)  PR Strip 
 After the trench etch, the photoresist becomes hardened and must be removed 
in an oxygen plasma.  A wet chemistry etch in acetone or other stripper such as PRS-
1000, PRS-2000, or ACT-1 will not be sufficient to remove the photoresist.  An ash is 
done in the Branson Asher using the 6” Hard Ash recipe.  Details for this recipe are 
included in Table 3-7 below. 
RF Power 500 W 
Pressure 4500 mTorr
O2 Flow 4000 sccm 
Lamp 1800 W 
Lamp time 15 sec 
Platen Temp 40 °C 
Run Time 120 sec 
Table 3-7:  6” Hard Ash Receipe 
 
Wafers D1-D10 should be included and visually inspected under a microscope to 
ensure the ash was completed. 
(Step 9)  RCA Clean 
 After a plasma etch and ash, some residual photoresist could be left or 
additional particles added to the wafers due to handling.  An RCA Clean is done with 
the same recipe parameters as (Step 3) .  This step will prepare a clean surface on the 
wafers for the next oxidation step.  All wafers should be included in this step to 
remove particles. 
(Step 10)  Liner Oxidation 
 Plasma etching of the shallow trenches causes damage to the silicon surface 
that needs to be repaired before deposition of the trench oxide.  This damage will 
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manifest as a high surface state density and cause the field threshold voltage to shift 
too low for the p-well devices.  A high quality liner oxide of 500 Å will repair the 
damage to the silicon.  Additionally, this oxide will round the corners at the bottom of 
the trench and allow for a better fill with TEOS SiO2.  Also, the edges of the active 
region will be rounded off because the 2 minutes of 50:1 HF etch from the previous 
RCA clean will allow the oxygen to diffuse laterally under the active edge and grow 
oxide to round off the corners.  This is desirable because high electric fields can exist 
at these sharp edges and cause premature breakdown of the gate dielectric.  Figure 




Figure 3-8:  Shallow Trench Liner Oxide 
 
 Recipe #207 MAquilino 500A Dry Ox recipe is used to grow this oxide.  This 
is the same oxide used during (Step 2) .  The oxide can be measured in any field 
region of the device with Program 1 on the Nanospec. 
(Step 11)  Photo 2:  N-Well 
 The second lithography level uses the NWELL mask, which is dark field, to 
open windows where the N-Well will be implanted.  Everywhere outside of N-Well 
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will be P-Well.  Figure 3-9 shows the CMOS crossection after N-Well lithography.  
Wafers D1-D10 should be included.  This level is aligned to the first level, STI, using 
fine alignment on the Canon stepper.  The CD, X error and Y error are recorded. 
 
 
Figure 3-9:  Level 2 Lithography - N-Well 
 
 The traditional sequence for a CMOS process with shallow trench isolation 
would implant the wells after the trenches have been filled with TEOS and polished 
back by CMP.  To implant through 4000 Å of oxide, a P31 ion energy of at least 
300 keV is required.  The Varian 350D implanter at RIT can only go up to 200 keV 
so the decision is made it implant the wells before filling the trenches with oxide.  
The photoresist thickness needed to mask 180 keV phosphorous is 1.1 µm.  A thicker 
photoresist coat and develop process is used with a target thickness of 1.3 µm.  These 
recipes are shown in Figure 3-10. 
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Figure 3-10:  SSI Track Coatmtl/Devmtl Recipes 
 
 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 2 N-
Well lithography are shown in Table 3-8. 
Mask ID N-Well 
Stepper Jobname R051ADVCMOS_NWEL
Dose 185 mJ/cm2 
Focus + 0.24 µm 
Coat Program Coatmtl.RCP, Track 1 
Develop Program Devmtl.RCP, Track 2 





(Step 12)  N- Well Implant 
 The N-Well is implanted through the nitride and pad oxide covering the active 
areas.  It is also implanted through the liner oxide in the trenches to ensure the doping 
is continuous under the field regions.  In VLSI design it is desirable to bias a group of 
wells to the same potential without having to use multiple well contacts.  An implant 
energy of 180 keV of phosphorus is sufficient to penetrate the nitride/oxide stack.  A 
dose of 9x1013 cm-2 is used to achieve the desired threshold voltage for the PMOS 
transistors.  Figure 3-11 is the CMOS crossection after the N-Well implant. 
P-Substrate
N-Well
9.0 x 1013 cm-2, 180 keV, P31
 
Figure 3-11:  N-Well Implant 
 
 The photoresist is thick enough to block the implant from penetrating into the 
P-Well regions in the field.  In the active regions of the NMOS, the nitride and oxide 
provide additional blocking of the implant into the P-Well.  Include D1-D10, C3, C4, 
C6, and C7. 
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(Step 13)  PR Strip 
  The photoresist is stripped in the Branson Asher using the 6” Hard Ash 
recipe described in (Step 8) .  Include wafers D1-D10. 
(Step 14)  Photo 3:  P-Well 
 The third lithography level uses the PWELL mask which is the inverse of the 
NWELL mask.  This is a clear field mask that protects the N-Well with photoresist 
and allows all other regions to be implanted with boron.    Figure 3-12 shows the 
CMOS crossection after P-Well lithography.  Wafers D1-D10 should be included.  
This level is aligned to the first level, STI, using fine alignment on the Canon stepper.  




Figure 3-12:  Level 3 Lithography - P-Well 
 
 To implant through 4000 Å of oxide, a B11 ion energy of at least 135 keV is 
required.  The photoresist thickness needed to mask 135 keV phosphorous is 1.2 µm.  
A thicker photoresist coat and develop process is used with a target thickness of 
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1.3 µm.  These recipes are shown in Figure 3-10 above.  A focus-exposure matrix 
should be run using the AUX FEC job to determine the optimal dose and focus 
parameters.  The optimal parameters for the Level 3 P-Well lithography are shown in 
Table 3-9. 
Mask ID P-Well 
Stepper Jobname R051ADVCMOS_PWEL
Dose 185 mJ/cm2 
Focus + 0.24 µm 
Coat Program Coatmtl.RCP, Track 1 
Develop Program Devmtl.RCP, Track 2 
Table 3-9:  Level 3 Lithography Parameters 
(Step 15)  P-Well Implant 
 The P-Well is implanted through the nitride and pad oxide covering the active 
areas as well as through the liner oxide in the trenches to ensure the doping is 
continuous under the field regions.  Figure 3-13 is the CMOS crossection after the P-
Well implant.  
P-Substrate
N-WellP-Well
1.2 x 1014 cm-2, 100 keV, B11
 
Figure 3-13:  P-Well Implant 
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A B11 energy of 100 keV is sufficient to penetrate the nitride/oxide stack.  A dose of 
1.2x1014 cm-2 is used to achieve the desired threshold voltage for the NMOS 
transistors.  Include D1-D10, C1, C2, and C5. 
(Step 16)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D10. 
(Step 17)  RCA Clean 
 An RCA clean is performed to prepare a clean surface on the wafers for the 
shallow trench oxide fill with PECVD TEOS.  The RCA Clean is done with the same 
recipe parameters as (Step 3)  with the exemption of the 2nd HF dip step since it will 
etch the liner oxide.  All wafers should be included in this step to remove particles 
and residual photoresist. 
(Step 18)  PECVD TEOS SiO2 Trench Fill 
The shallow trenches are filled with TEOS SiO2 deposited via PECVD in 
chamber A of the Applied Materials P5000 tool.  An overfill of the deposited oxide is 
needed due to non-uniformities in the TEOS deposition thickness and depth of the 
shallow trenches after plasma etch.  The target thickness is the sum of the trench 
depth, pad oxide thickness, and nitride thickness plus an additional 1000 Å.  A 
4000 Å shallow trench + 500 Å Pad Oxide + 1500 Å Nitride + 1000 Å overfill results 
in a 7000 Å TEOS deposition.    Figure 3-14 below is the CMOS crossection after 





Figure 3-14:  PECVD TEOS Shallow Trench Fill 
 The deposition rate using Recipe A6-7000A TEOS LS is approximately 
97 Å/sec.  Therefore, a deposition time of 72 seconds is required to deposit 7000 Å.  
The details for this recipe are included in Table 3-10. 
 Step 1 Step 2 Step 3 
Temp 390°C 390°C 390°C 
Gap 220 mils 220 mils 220 mils 
Power 0 W 295 W 0 W 
TEOS flow 400 sccm 400 sccm 0 sccm 
O2 flow 285 sccm 285 sccm 285 sccm 
Pressure 9000 mTorr 9000 mTorr 9000 mTorr 
Time 15 sec 72 sec 10 sec 
Table 3-10: P5000 TEOS Recipe 
(Step 19)  Shallow Trench CMP 
The 7000 Å of TEOS deposited in the previous step must be removed over the 
active areas while remaining in the field regions.  A wet etch or plasma etch would 
remove the oxide over the active areas as well as in the trenches.  This is undesirable 
since the trench oxide provides device to device electrical isolation.  The nitride over 
the active areas serves as a polish stop layer in the Chemical Mechanical 
Planarization (CMP) step of the Shallow Trench Isolation (STI) process.  The polish 
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rate of nitride is 4x slower then oxide so it provides a good stopping layer for the 
CMP process and will protect the active areas where the transistors will be built.  The 
CMOS crossection after the CMP step is shown in Figure 3-15. 
 
Figure 3-15:  Shallow Trench Isolation After CMP 
The IPEC/Westech Model 372 Wafer Polisher, located in the Chemical 
Mechanical Planarization Lab, is capable of polishing oxide, nitride and silicon on 6” 
wafers.  A Rodel IC1000-A2 23” pad is used which has an impregnated pattern that 
helps provide more friction with the wafer.  The slurry is H.C. Stark Levasil 100/45% 
brand which is colloidal silica particles suspended in a KOH solution, a base.  The 
100 refers to the specific surface area per gram of the silica particles in units of 
m2/gram; the 45% is the percent solid in solution.  A larger specific surface area 
means smaller particles; a larger solids percentage means more particles per volume.  
Also available is a ceria based slurry which contains ceria oxide (CeO2) particles 
which claim to have selectivity’s as high as 200:1 for oxide to nitride films. 
 Before the CMP process is performed the pad must be conditioned to roughen 
up the surface to allow more friction for polishing.  The slurry provides the chemical 
component of CMP while the down force on the wafer provides the mechanical 
component.  A pad conditioner should be used for 1-2 minutes with a diamond grit 
 43
plate that oscillates back and forth across the pad.  The down force is set with a 
pressure gauge that is calibrated to give a specific wafer pressure.  Details of this 
conversion are described in Section (4.2).  The current process for this CMP step is 
shown in Table 3-11. 
Down Force 6 PSI 
Table Rotation 50 RPM 
Carrier Rotation 70 RPM 
Slurry Flow 60 mL/min 
  
Avg Oxide Polish Rate 1574 Å/min
Avg Nitride Polish Rate 407 Å /min 
Avg Ox/Nit Selectivity 3.9 
Table 3-11:  STI CMP Recipe 
 CMP is pattern dependent, where larger areas take more time to polish then 
smaller areas.  The calculated polish time of 4.5 minutes for 7000 Å of oxide is 
insufficient to remove all the oxide.  A total time of 10.5 minutes was required to 
remove the oxide over the active areas, consequently over polishing the edges of the 
wafer.  Wafers D1-D10 are included in this step. 
(Step 20)  Post-CMP Clean 
 When the CMP polish is complete the wafers must be kept wet so the slurry 
particles do not dry on the surface of the wafer.  The residual slurry and KOH is 
removed with a cleanroom grade cleaning solution and a sponge.  After this a rinse in 
DI water is done and the wafers can be dried.  This is the first step of three to return 
the wafers from the CMP lab, which is not clean room, to the fab.  Wafers D1-D10 
are included in this step. 
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(Step 21)  Decontamination Clean 
 A decontamination clean is performed to remove any residual potassium from 
the KOH solution that is contained in the CMP slurry.  A mixture of HCL and H2O2 is 
used to neutralize the potassium so the wafers will not contaminate the RCA clean 
bench.  Wafers D1-D10 are included in this step. 
(Step 22)  RCA Clean 
 An RCA clean is performed to ensure the wafers are clean before they are put 
in the furnace for a densification of the TEOS in the shallow trenches.  The RCA 
Clean is done with the same recipe parameters as (Step 3)  with the exception that the 
2nd HF dip step is omitted since 305 Å of trench TEOS will be etched in the 
30 second 50:1 HF dip step since the TEOS is not densified.  Wafers D1-D10 are 
included in this step. 
(Step 23)  TEOS Densification 
 The following steps in the CMOS process include removing the nitride and 
pad oxide over the active areas so the thin gate oxide can be thermally grown.  Wet 
chemistry is used to remove the nitride and pad oxide with phosphoric acid and HF, 
respectively.  The etch rate of undensified TEOS is significantly faster compared to 
thermal oxide.  While removing the nitride and pad oxide, an unacceptable amount of 
field oxide will be removed in the trench.  A 10:1 BOE chemistry will etch 
560 Å/min of thermal pad oxide and etch 2062 Å/min of trench TEOS.  After 
densification of 60 minutes at 1000°C in N2, the TEOS etch rate is reduced to 
815 Å/min.  After the 6 hours at 1100°C in N2 well drive-in, the TEOS etch rate is 
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reduced to 562 Å/min, which is essentially the same as thermal oxide.  Likewise, the 
etch rate of thermal oxide in phosphoric acid at 175°C is 1 Å/min or lower.  The etch 
rate of undensified TEOS is 17 Å/min, which will remove nearly 450 Å of trench 
oxide during the phosphoric acid etch of the nitride over the active areas.  Finally, the 
etch rate of TEOS after the 1 hour @ 1000°C densification is 3 Å/min and is the same 
for the 6 hour @ 1100°C anneal. 
 Details for Recipe #206 MAquilino TEOS Densf are shown in Table 3-12.  
This densification is performed in Tube 1 of the Bruce Furnaces.  Wafers D1-D10 & 
C1-C7 are included. 






Push In 12 800 10 
Stabilize 20 800 10 
Ramp Up 30 1000 10 
Soak 60 1000 10 
Ramp Down 40 800 10 
Pull Out 15 800 5 
Table 3-12:  Recipe 206 TEOS Densification 
 
 It is calculated only 75 Å of trench oxide will be etched during the subsequent 
25 minute phosphoric acid etch due to the TEOS densification.   
(Step 24)  Hot Phosphoric Nitride Etch 
 The nitride over the active regions is removed in phosphoric acid (H3PO4) at 
175°C.  The etch rate of nitride is approximately 80 Å/min, for a nitride thickness of 
1500 Å, an etch time of 19 minutes is required.  To ensure complete removal of the 
nitride the etch time is increased to 25 minutes.  The etch rate of the TEOS oxide is 
around 3 Å/min so the total field loss from the etch is around 75 Å.  Prior to the etch a 
10:1 BOE dip is required to remove any oxynitride that may have grown on the active 
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nitride or on the back side of the wafer.  A 1 minute dip will ensure its removal and 
help to reduce the step height of the trench.  Approximately 815 Å of trench will be 
removed due to this dip.  A 5 minute rinse in DI H2O and a Spin/Rinse/Dry is done 
after the nitride etch.  The CMOS crossection after the hot phosphoric acid etch is 
shown in Figure 3-16. 
 
Figure 3-16:  Hot Phosphoric Nitride Strip 
 
 To ensure the nitride is removed, a measurement of the pad oxide in any 
active region can be measured with the Nanospec.  A value of less than 500 Å should 
be measured.  Wafers D1-D8 are included in this step. 
(Step 25)  Well Drive-in 
 The twin wells are diffused to achieve the correct dopant profile for the 
± 0.5 V threshold voltages for the NMOS and PMOS transistors.  Junction depths of 
the wells should be around 3 µm which will make the P-Well concentration 
6.75 x 1017 cm-3 and N-Well concentration 6.0 x 1017 cm-3.  Since the wells were 
implanted prior to filling of the shallow trenches, the doping profile will be 
continuous under adjacent field regions so that multiple active areas can be biased to 
the same potential with only one well contact.  The well drive in is done in Tube 1 of 
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the Bruce Furnace using Recipe #205 MAquilino Well Drive.  This recipe contains a 
6 hour soak at 1100°C in N2 to achieve the desired doping profile.  Additionally, this 
long thermal step densifies the trench TEOS such that its etch rate is approximately 
equal to thermal oxide.  This is important for subsequent oxide etch steps such as in 
RCA cleans and pre-gate oxide etches.  The CMOS crossection after the well drive is 
shown in Figure 3-17. 
 
Figure 3-17:  Twin Well Drive In 








Push In 12 800 10 
Stabilize 15 800 10 
Ramp Up 30 1100 10 
Soak 360 1100 10 
Ramp Down 60 800 10 
Pull Out 15 800 5 
Table 3-13:  Twin Well Drive In Recipe 
(Step 26)  BOE Etch 
 The 500 Å pad oxide over the active areas must be removed prior to growth of 
the gate oxide.  A 1 minute etch in 10:1 BOE will remove the pad oxide since the etch 
rate of thermal oxide is 560 Å/min.  During this etch, the trench oxide is etched an 
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additional 560 Å and a further step height reduction is achieved.  A DI H2O rinse for 
5 minutes is done followed by an SRD.  The CMOS crossection is shown in Figure 
3-18.  Wafers D1-D10 & C1-C7 are included.   
 
 
Figure 3-18:  Pad Oxide Etch Prior to Gate Oxidation 
(Step 27)  RCA Clean 
 An RCA clean is performed to ensure the wafers are clean before they are put 
in the furnace for growth of the gate oxide.  The RCA Clean is done with the same 
recipe parameters as (Step 3) .  The two HF Dip steps, which are each 30 seconds in 
50:1 HF, will remove approximately 100 Å of trench oxide in the field region.  The 
step height of the trench should be less than 300 Å after this etch.  Furthermore, the 
2nd HF dip step will ensure the chemical oxide is removed after the HPM bath and 
allow the gate oxide to grow on bare silicon.  Wafers D1-D10 & C1-C7 are included 






(Step 28)  50 Å Gate Oxidation 
 The thin gate oxide will insulate the polysilicon gates from the wells and 
provide high capacitance for high current drive and better gate control for the off-
state.  The target thickness for the gate oxide is 50 Å and will incorporate nitrogen, by 
introduction of N2O, to prevent boron from penetrating from the P+ poly gate into the 
N-Well during the annealing of the source/drain junctions.  Tube 4 of the Bruce 
Furnaces is dedicated to dry oxides and has a source for N2O.  Recipe #888 Warmup 
800°C is first sent to warm the tube up to 800°C.  Next, Recipe #463 SMFL TransLC 
Clean is run with the quartz boat in the tube to getter sodium contamination by 
introducing a gaseous chlorine source.  This recipe flows TransLC for the chlorine 
source at 1000°C.  When the recipe is complete, the boat loaded should be manually 
opened so that the tube can cool to below 650°C.  Once below 650°C, Recipe #995 
Warmup 650C is run to ensure tube is stabilized at 650°C with the door closed.  Next, 
Recipe #209 MAquilino 50A w/N2O recipe is sent to the Bruce Furnace computer.  
The boat will pull out and wafers can be loaded and recipe started.  The 50 Å recipe 
will flow N2O for 30 minutes then dry O2 for 30 minutes to create a nitrogen rich 
oxide on top of a silicon dioxide layer.  This recipe was adapted from a 100 Å gate 
oxide with N2O used in the factory processes.  The CMOS crossection after the gate 
oxide is shown in Figure 3-19. 
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Figure 3-19:  50 Å Gate Oxide Growth 
 Details for Recipe #209 are shown in Table 3-14.  Wafers D1-D8 & C1-C7 












Push In 12 650 5 0 0 
Stabilize 15 650 5 0 0 
Ramp Up 30 825 10 0 0 
Soak in N2O 30 825 0 0 10 
Soak in O2 30 825 0 10 0 
Ramp Down 60 650 10 0 0 
Pull Out 15 650 5 0 0 
Table 3-14:  50 Å Gate Oxide w/N2O Recipe 
 The 50 Å oxide can be measured on any of the control wafers to determine the 
thickness.  A J.W. Wollum Variable Angle Spectroscopic Ellipsometer (VASE) must 
be used to measure this oxide; none of the other film measurement tools are capable 
of measuring films that thin.  Wavelengths of 200 nm – 800 nm are scanned at angles 
of 70, 75, and 80 degrees to obtain ∆ and ψ ellipsometric parameters.  These are then 
used by the standard SiO2 model to fit thickness, n and k. 
 A lightly doped bare silicon wafer must also be included during the gate oxide 
growth so that oxide charge can be measured on the Surface Charge Analyzer (SCA).  
Since all the control wafers have heavily doped wells, the SCA cannot induce enough 
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charge to deplete the surface and measure the oxide charges.  A lightly doped wafer is 
included to monitor the interface state density and total oxide charge.  The well 
doping is designed to achieve the target threshold voltages with 1x1011 cm-2 oxide 
charge. 
(Step 29)  LPCVD Polysilicon 
 A 2000 Å polysilicon layer is deposited by Low Pressure Chemical Vapor 
Deposition (LPCVD) in the lower tube of the ASM LPCVD tool.  Recipe 
FACPOLY610 is used which is a standard factory recipe.  The poly must be thick 
enough to block the subsequent source/drain implants.  These implants are very low 
energies and require 1500 Å to block the highest energy implants.  Figure 3-20 shows 
the CMOS crossection after the polysilicon deposition step.  Wafers D1-D8 & C5-C9 
are included.  Wafers C8 and C9 will have blanket BF2 and Arsenic implants to 
monitor the poly sheet resistance for P+ and N+ poly, respectively.  Wafer C5 will be 
used to monitor the p-well channel of the NMOS through all thermal steps.  Wafers 
C6 and C7 will be used to determine if boron penetrates the gate oxide from the P+ 
poly gate during source/drain annealing.  C6 will not have BF2 implants while C7 
will.  Once the poly is removed on these wafers after source/drain annealing, the sheet 
resistances can be measured and compared.  Ideally the sheet resistance of C6 and C7 
will be the same, indicating no penetration of boron.  Additionally, a control wafer 
with 500 Å of oxide or thicker should be included for a polysilicon on oxide thickness 
monitor that can be measured with the Prometrix Spectramap tool.   
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Figure 3-20:  2000 Å Polysilicon Deposition by LPCVD 
 
 Details for the FACPOLY610 recipe are shown in Table 3-15.  An 81-point 
measurement can be done using the Prometrix SM300 Spectramap system and non-
uniformity data recorded.   
Pressure 300 mTorr
Temp 610°C 
SiH4 100 sccm 
Time 36 min 
Table 3-15:  FACPOLY610 Recipe 
 
 The log sheet should be consulted to get most recent deposition rate, then a 
new time can be calculated to achieve the desired thickness target.  The average 
deposition rate is 55.5 Å/min at 610°C.   
(Step 30)  Photo 4: Poly 
 The fourth lithography level uses the POLY mask, which is clear field, to 
define the polysilicon gates.  The goal is to make very small lines since the source 
and drain will be self aligned to the gate.  A smaller gate length will result in higher 
on-state current and faster switching speeds.  As stated before, the target gate length 
of the photoresist lines is 0.5 µm and will be trimmed in an oxygen plasma to 
0.25 µm.  The Canon FPA2000-i1 stepper is used to expose the gate level.   Figure 
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3-21 shows the CMOS crossection after Poly gate lithography.  Wafers D1-D8 should 
be included.  This level is aligned to the first level, STI, using fine alignment on the 





Figure 3-21:  Level 4 Lithography – Poly 
 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 4 Poly 
lithography are shown in Table 3-16. 
Mask ID Poly 
Stepper Jobname R051ADVCMOS_POLY
Dose 205 mJ/cm2 
Focus - 0.9 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-16:  Level 4 Lithography Parameters 
 Currently, the best metrology tool to measure the line width of a 0.5 µm line is 
in the LEO SEM.  Unfortunately, this tool is in the Surface Analysis Lab which is not 
a cleanroom environment.  A CD-SEM is needed in the cleanroom to measure the 
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0.5 µm lines and smaller accurately.  The Leitz microscope can be used to measure 
the lines, but is highly prone to error due to the resolution a 125x lens can resolve.  
Considerable time was spent qualifying the gate lithography process to achieve the 
desired linewidth.  The gate level is the most critical level since it defines the gate 
length of the transistor which is the most important parameter in increasing electrical 
performance. 
(Step 31)  Resist Trim Gates 
 The minimum resolution that can be achieved reliably on the Canon 
FPA2000-i1 is 0.5 µm.  It is required to decrease the linewidth to 0.25 µm by 
trimming the photoresist in an O2 plasma.  The LAM490 plasma etcher is used to trim 
the resist lines for the gate electrodes.  The recipe is described in detail in 
Section (4.3). To decrease the line to 0.25 µm, 0.125 µm of photoresist must be 
trimmed off both sides of the 0.5 µm line.  If the etch is completely isotropic, where 
the lateral and vertical etch rates are equal, a removal of 1250 Å of photoresist on the 
side will remove 1250 Å of photoresist on the top of the resist.  The standard coat 
recipe is used which has a thickness of 10,000 Å, so a reduction of 1250 Å will leave 
more than enough photoresist to withstand the subsequent gate plasma etch.  Figure 
3-22 shows the CMOS crossection after trimming the photoresist lines from 0.5 µm 






Figure 3-22:  0.25 µm Photoresist Trimming 
  Verification of the correct line width reduction for the 0.25 µm critical 
dimension is performed in an SEM.  Ideally a CD-SEM would be used to quickly 
measure the CD across the entire wafer.   
(Step 32)  Poly Gate RIE  
 The photoresist pattern of the gates is transferred into the polysilicon using the 
Drytek Quad Reactive Ion Etcher (RIE).  This tool is meant to produce anisotropic 
profiles where the vertical etch rate is much higher then the horizontal etch rate.  An 
anisotropic profile is desired so that the 0.25 µm critical dimension of the gate created 
in photoresist is transferred into the polysilicon gates.  This recipe is described in 
detail in Section (4.4).  The CMOS crossection after poly gate etch is shown in Figure 
3-23.  Include wafers D1-D8. 
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Figure 3-23:  Poly Gate RIE 
 Verification of the correct line width reduction for the 0.25 µm critical 
dimension is performed in an SEM.  Ideally a CD-SEM would be used to quickly 
measure the CD across the entire wafer.   
(Step 33)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D8. 
(Step 34)  RCA Clean 
 An RCA clean is performed to prepare a clean surface on the wafers for the 
polysilicon re-oxidation thermal step.  The RCA Clean is done with the same recipe 
parameters as (Step 3) .  The HF Dip steps will etch the remaining gate oxide off the 
active areas so that a uniform thermal oxide can be grown to act as a screening oxide 
for the shallow source/drain implants.  All wafers should be included in this step to 
remove particles and residual photoresist. 
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(Step 35)  Poly Re-Ox 
 After etching of the polysilicon gates there is damage to the gate oxide at the 
corners of the gate.  This damage can be repaired with a thermal oxidation step.  
During this oxidation, the very edges of the gate are lifted up like in a “Bird’s Beak” 
LOCOS process.  This will reduce the source/drain overlap capacitance since the gate 
oxide will be slightly thicker and capacitance is inversely proportional to oxide 
thickness.  The target thickness for the re-ox is 100 Å.  Sometimes this step is called a 
“poly seal” since all exposed polysilicon is insulated with oxide and a second poly 
layer could be deposited to form a control gate for a floating gate EPROM.  Another 
reason for doing this oxide is that it will provide a uniform, thin screen layer that the 
low energy source/drain extensions can be implanted through. Finally, after the 
shallow source/drain LDDs are implanted a silicon nitride layer is deposited to form a 
sidewall spacer.  This oxide will provide a stopping layer for the nitride etch since the 
plasma chemistries chosen provide selectivity for nitride to oxide.  Figure 3-24 shows 
the CMOS crossection after the 100 Å poly re-ox step. 
 
Figure 3-24:  Poly Re-Ox Crossection 
 Recipe #208 MAquilino 100A Re-ox is run after Recipe #995 Warm-up 650 
in Tube 4 of the Bruce Furnaces.    Wafers D1-D6 & C1-C9 are included; D7 and D8 
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are left behind for future process improvements.  Table 3-17 shows details for the 









Push In 12 650 5 0 
Stabilize 30 650 5 0 
Ramp Up 30 850 10 0 
Soak in O2 53 850 0 10 
Ramp Down 15 650 10 0 
Pull Out 15 650 5 0 
Table 3-17:  100 Å Poly Re-Ox Recipe 
 The 100 Å oxide can be measured on the VASE or Rudolph Ellipsometer to 
verify the correct thickness.   If the Rudolph Ellipsometer gives unreasonable values 
for the thickness, the VASE should be used to ensure a more accurate measurement. 
(Step 36)  Photo 5: N-LDD 
 The fifth lithography level uses the NLDD mask, which is clear field, to 
protect the areas where the P-LDD & P+ S/D will be implanted.  All other areas 
outside of the p-type protected boxes will be implanted n-type for the N-LDD.  This 
photo level will allow the N-LDD to be implanted self aligned to the poly gate in the 
p-well and provide additional doping for an ohmic contact to the n-well.  The CD, X 
error and Y error are recorded.  The CMOS crossection after N-LDD lithography is 






Figure 3-25:  Level 5 Lithography - NLDD 
 The photoresist must be thick enough to block a 25 keV arsenic implant for 
the N-LDD.  A photoresist thickness of 900 Å and polysilicon thickness of 650 Å is 
required to block the N-LDD implant.  The standard coat recipe will coat 10,000 Å of 
photoresist which is enough for blocking the implant.  A focus-exposure matrix 
should be run using the AUX FEC job to determine the optimal dose and focus 
parameters.  The optimal parameters for the Level 5 N-LDD lithography are shown in 
Table 3-18.   Wafers D1-D6 are included in this step. 
Mask ID NLDD 
Stepper Jobname R051ADVCMOS_NLDD
Dose 210 mJ/cm2 
Focus + 0.2 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-18:  Level 5 Lithography Parameters 
(Step 37)  N-LDD Implant 
 The N-LDD is implanted through the 100 Å poly re-ox over the active areas 
and poly.  It is self aligned to the gate and forms the n-type low doped drain (LDD).  
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Low energy implants are needed to produce the shallow junctions self aligned to the 
poly gates. Figure 3-26 is the CMOS crossection after the N-LDD implant. 
 
Figure 3-26:  N-LDD Implant 
 The shallow junctions will allow the gate to have maximum control over the 
channel.  Arsenic is used since it has a mass of 75 AMU and will have a small 
projected range and straggle for the implant.  This will keep the implant confined as 
close to the silicon surface as possible.  Additionally, arsenic is not as prone to 
transient enhanced diffusion (TED) during the subsequent source/drain annealing 
steps.  An implant energy of 25 keV of arsenic is sufficient to penetrate the 100 Å 
oxide and achieve the desired junction depth.  A dose of 2.75x1013 cm-2 is used to 
achieve the desired doping concentration for the NMOS transistors.  Currently, there 
is no arsenic source for the Varian 350D ion implanter at RIT, although this 
capability may become available in the future.  It is therefore necessary to send the 
wafers to an implant company that can provide this capability.  Implant Sciences 
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(Core Systems) in Sunnyvale, California is an affordable solution with 1 week 
turnaround.  Wafers D1-D6 & C1-C2 are included in the outsourced implant step. 
(Step 38)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D6. 
(Step 39)  Photo 6: P-LDD 
 The sixth lithography level uses the PLDD mask, which is dark field, to open 
windows where the PLDD will be implanted.  This photo level will allow the P-LDD 
to be implanted self aligned to the poly gate in the n-well and provide additional 
doping for an ohmic contact to the p-well.  The photoresist must be thick enough to 
block a 20 keV BF2 implant for the P-LDD.  A photoresist thickness of 1700 Å and 
polysilicon thickness of 1150 Å is required to block the P-LDD implant.  The 
standard coat recipe will coat 10,000 Å of photoresist which is enough for blocking 








Figure 3-27:  Level 6 Lithography - PLDD 
 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 6 P-
LDD lithography are shown in Table 3-19.   The CD, X error and Y error are 
recorded.  Wafers D1-D6 are included in this step. 
Mask ID PLDD 
Stepper Jobname R051ADVCMOS_PLDD
Dose 210 mJ/cm2 
Focus + 0.2 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-19:  Level 6 Lithography Parameters 
(Step 40)  P-LDD Implant 
 The P-LDD is implanted through the 100 Å poly re-ox over the active areas 
and poly.  It is self aligned to the gate and forms the p-type low doped drain (LDD).  
Low energy implants are needed to produce the shallow junctions self aligned to the 






3.5 x 1013 cm-2, 20 keV, BF2
 
Figure 3-28:  P-LDD Implant 
 The shallow junctions will allow the gate to have maximum control over the 
channel.  BF2 is used since the energy of the boron ions is proportional to the mass of 
boron in the BF2 molecule.  Boron has a mass of 11 AMU and each fluorine ion has a 
mass of 19 AMU.  Therefore, boron will have 11/49 times the 20 keV, or 4.5 keV. 
This will keep the implant confined as close to the silicon surface as possible.  
Additionally, boron suffers from transient enhanced diffusion (TED) during the 
subsequent source/drain annealing steps so low energies are required.  An implant 
energy of 20 keV of BF2 is sufficient to penetrate the 100 Å oxide and achieve the 
desired junction depth.  A dose of 3.5x1013 cm-2 is used to achieve the desired doping 
concentration for the PMOS transistors.  To obtain implant energies lower then 
33 keV, the extraction voltage on the Varian 350D ion implanter must be reduced to 
20 keV and have 0 keV acceleration energy.  Wafers D1-D6 & C3-C4 are included in 
the P-LDD implant step. 
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(Step 41)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D6. 
(Step 42)  RCA Clean 
 An RCA clean is performed to prepare a clean surface on the wafers for the 
silicon nitride deposition to be performed in the LPCVD tube.  The RCA Clean is 
done with the same recipe parameters as (Step 3)  with the exception of the two HF 
dip steps.  The 100 Å oxide over the active areas and poly gates will provide an etch 
stop layer for the subsequent nitride spacer etch.  All wafers should be included in 
this step to remove particles and residual photoresist. 
(Step 43)  LPCVD Spacer Nitride 
 A 2000 Å silicon nitride layer is deposited by LPCVD in the lower tube of the 
ASM LPCVD tool.  Recipe FACNIT810 is used which is a standard factory recipe.  
The target thickness of the spacer nitride layer is 2000 Å, which is the same thickness 
as the polysilicon gate.  At the edges of the gate, the nitride is essentially 2x as thick, 
and will form spacers on the sides of the gates in an anisotropic etch.  The width of 
the spacer is determined by the anisotropy of the spacer etch and the thickness of the 
poly.  The width of the spacer is critical in controlling the resistance introduced from 
the low doped drains.  Also, the spacer must be wide enough so that lateral diffusion 
from the deeper source/drain contacts do not encroach into the channel.   Figure 3-29 
shows the CMOS crossection after the nitride deposition step.  Include D1-D6 & C1-
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C4.  C1-C4 are included so the control wafers see all thermal processes the device 






Figure 3-29:  LPCVD Spacer Nitride Deposition 
 Details for the FACNIT810 recipe are shown in Table 3-20.  The Nanospec 
can be used with Program 6 to measure nitride on oxide from 300 Å-7000 Å.  An 81- 
point measurement can be done using the Prometrix SM300 Spectramap system and 
non-uniformity data recorded.   
Pressure 400 mTorr
Temp 810°C 
SiH2Cl2 60 sccm 
NH3 150 sccm 
Time 28 min 
Table 3-20:  LPCVD Spacer Nitride Recipe 
 The log sheet should be consulted to get most recent deposition rate, then a 
new time can be calculated to achieve the desired thickness target.  The average and 





(Step 44)  Si3N4 Sidewall Spacer RIE 
 Sidewall spacers are formed on the sides of the polysilicon gates by 
performing a blanket reactive ion etch in the Drytek Quad.  Nitride is used since it 
etches 2x slower then oxide in the plasma chemistries chosen.  The 100 Å re-ox will 
provide a good etch stop so that the underlying silicon won’t be etched.  The spacer 
width is controlled by the thickness of the poly gate and the conformality of the 
nitride deposition.  In a perfectly anisotropic etch (only vertical etching) and perfect 
conformality (equal deposition on top and sidewall of gate), the spacer width is equal 
to the poly thickness.  Figure 3-30 shows the CMOS crossection after the nitride 







Figure 3-30:  Sidewall Spacer Reactive Ion Etch 
Since the nitride etch won’t be perfectly anisotropic and the deposition won’t be 
perfectly conformal, the spacer width will be smaller then 2000 Å.  This will allow 
the deeper source/drain contact implants to laterally diffuse under the spacer and 
reduce the length of the LDD.  If this reduction in length is not controlled, the LDD 
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will not be as resistive as designed.  This will lead to higher drive currents but more 
hot carrier effects that can effect the long term reliability of the gate oxide and 
substrate current.  Table 3-21 shows details of the etch recipe. 
 Chamber Season Spacer Etch 
Power 350 W 250 W 
Pressure 60 mTorr 60 mTorr 
SF6 30 sccm 30 sccm 
CHF3 30 sccm 30 sccm 
time 10 min 1 min + 40 sec
Table 3-21:  Nitride Spacer Etch Recipe 
The etch rate of the nitride is around 1110 Å/min and the etch rate of the oxide is 
around 555 Å/min.  This provides a nitride to oxide selectivity of 2:1.  Wafers C1-C4 
are included to remove the nitride so that the control wafers can be implanted with the 
source drain contacts. 
(Step 45)  Photo 7: N+ S/D 
 The seventh lithography level uses the NLDD mask, which is clear field, to 
protect the areas where the P+S/D will be implanted.  All other areas outside of the p-
type protected boxes will be implanted n-type for the N+ S/D.  This photo level will 
allow the N+ S/D to be implanted self aligned to the poly gate and sidewall spacers in 
the p-well and provide the high doping concentration needed to make an ohmic 
contact to the n-well.  The photoresist must be thick enough to block a 30 keV arsenic 
implant for the N+ S/D.  A photoresist thickness of 1050 Å, polysilicon thickness of 
715 Å, and nitride thickness of 415 Å is required to block the N+ S/D implant.  The 
standard coat recipe will coat 10,000 Å of photoresist which is enough for blocking 
the implant.  The CD, X error and Y error are recorded.  The CMOS crossection after 
N+ S/D lithography is shown in Figure 3-31.   
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Figure 3-31:  Level 7 Lithography – N+ S/D 
 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 7 
N+ S/D lithography are shown in Table 3-22.   Wafers D1-D6 are included in this 
step. 
Mask ID NLDD 
Stepper Jobname R051ADVCMOS_NSD
Dose 210 mJ/cm2 
Focus + 0.2 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-22:  Level 7 Lithography Parameters 
(Step 46)  N+ S/D Implant 
 The N+ S/D is implanted through the oxide remaining over the active areas 
and poly.  It is self aligned to the gate and sidewall spacer and forms the highly doped 
source/drain contact.   Low energy implants are needed to produce the shallow 
junctions self aligned to the poly gates. Figure 3-32 is the CMOS crossection after the 







5.0 x 1015 cm-2, 30 keV, As
 
Figure 3-32:  N+ S/D Implant 
 Highly doped source/drain contacts are required to form an ohmic contact 
between the source/drain and TiSi2.  Also, the junction depths need to be shallow 
enough so lateral diffusion does not consume the LDD but also must be deep enough 
so the TiSi2 does not consume the source/drain silicon during the silicide reaction.  
Arsenic is used since it has a mass of 75 AMU and will have a small projected range 
and straggle for the implant.  This will keep the implant confined as close to the 
silicon surface as possible.  Additionally, arsenic is not as prone to transient enhanced 
diffusion (TED) during the subsequent source/drain annealing steps.  An implant 
energy of 30 keV of arsenic is sufficient to penetrate the 100 Å or less remaining 
oxide over the active areas and poly gates and will also achieve the desired junction 
depth.  A dose of 5x1015 cm-2 is used to achieve the desired doping concentration for 
the NMOS transistors.  Currently, there is no arsenic source for the Varian 350D ion 
implanter at RIT, although this capability may become available in the future.  It is 
therefore necessary to send the wafers to an implant company that can provide this 
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capability.  Implant Sciences (Core Systems) in Sunnyvale, California is an 
affordable solution with 1 week turnaround.  Wafers D1-D6, C2 & C8 are included in 
the outsourced implant step.  C8 is a control wafer to monitor the doping 
concentration of the N+ polysilicon gates after the source/drain anneal. 
(Step 47)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D6. 
(Step 48)  Photo 8: P+ S/D 
 The eighth lithography level uses the PLDD mask, which is dark field, to 
open windows where the P+ S/D will be implanted.  This photo level will allow the P+ 
S/D to be implanted self aligned to the poly gate and sidewall spacers in the n-well 
and provide high doping concentrations to make an ohmic contact to the p-well.  The 
photoresist must be thick enough to block a 25 keV arsenic implant for the N+ S/D.  A 
photoresist thickness of 2000 Å, polysilicon thickness of 1234 Å, and nitride 
thickness of 600 Å is required to block the P+ S/D implant.  The standard coat recipe 
will coat 10,000 Å of photoresist which is enough for blocking the implant.  The CD, 
X error and Y error are recorded.  The CMOS crossection after P+ S/D lithography is 









Figure 3-33:  Level 8 Lithography – P+ S/D 
 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 8 
P+ S/D lithography are shown in Table 3-23.   Wafers D1-D6 are included in this step. 
Mask ID PLDD 
Stepper Jobname R051ADVCMOS_PSD
Dose 210 mJ/cm2 
Focus + 0.2 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2 
Table 3-23:  Level 8 Lithography Parameters 
(Step 49)  P+ S/D Implant 
 The P+ S/D is implanted through the oxide remaining over the active areas and 
poly.  It is self aligned to the gate and sidewall spacer and forms the highly doped 
source/drain contact.   Low energy implants are needed to produce the shallow 
junctions self aligned to the poly gates.  Figure 3-34 is the CMOS crossection after 








5.0 x 1015 cm-2, 25 keV, BF2
 
Figure 3-34:  P+ S/D Implant 
 Highly doped source/drain contacts are required to form an ohmic contact 
between the source/drain and TiSi2.  Also, the junction depths need to be shallow 
enough so lateral diffusion does not consume the LDD but also must be deep enough 
so the TiSi2 does not consume the source/drain silicon during the silicide reaction.  
BF2 is used since the energy of the boron ions is proportional to the mass of boron in 
the BF2 molecule.  Boron has a mass of 11 AMU and each fluorine ion has a mass of 
19 AMU.  Therefore, boron will have 11/49 times the 25 keV, or 5.6 keV. This will 
keep the implant confined as close to the silicon surface as possible.  Additionally, 
boron suffers from transient enhanced diffusion (TED) during the subsequent 
source/drain annealing steps so low energies are required.  An implant energy of 
25 keV of BF2 is sufficient to penetrate the 100 Å oxide and achieve the desired 
junction depth.  A dose of 5x1015 cm-2 is used to achieve the desired doping 
concentration for the PMOS transistors.  To obtain implant energies lower then 
33 keV, the extraction voltage on the Varian 350D ion implanter must be reduced to 
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25 keV and have 0 keV acceleration energy.  Wafers D1-D6, C4, C7 & C9 are 
included in the P+ S/D implant step.  C7 is a control wafer with polysilicon on gate 
oxide which is implanted P+ and will be used to determine if boron penetrates the gate 
oxide during the source/drain anneal.  C4 will monitor the blanket source/drain 
contact sheet resistance and C9 will monitor the P+ poly sheet resistance after 
annealing 
(Step 50)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D6. 
(Step 51)  RCA Clean 
 An RCA clean is performed to prepare a clean surface on the wafers for the 
subsequent source/drain anneal in the Rapid Thermal Processor.  The RCA Clean is 
done with the same recipe parameters as (Step 3)  with the exception of the 2 HF dip 
steps.  The 100 Å or less oxide remaining over the active areas and poly gates will 
provide a thin capping layer during the source/drain anneal.  In the future, a 500 Å 
TEOS oxide layer may want to be deposited to provide a thicker capping layer to 
prevent dopant out-diffusion during the anneal.  All wafers should be included in this 
step to remove particles and residual photoresist. 
(Step 52)  RTP S/D Anneal 
 Ion implantation causes damage to the silicon lattice that needs to be repaired.  
Additionally, the dopants introduced in the source/drain and gate regions need to 
replace silicon atoms in the lattice to become electrically active and contribute to 
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conduction.  Traditionally, the wafers are heated to high temperature in a furnace tube 
and allowed to soak in a nitrogen ambient.  A furnace tube will take on the order of 
20 minutes to ramp up to 1000°C or higher.  The damage caused by ion implantation 
causes a large number of silicon interstitials that will diffuse at temperatures in the 
range of 600°C-900°C.  These interstitials cause dopants to diffuse at higher 
diffusivities than predicted from the traditional models.  This diffusivity enhancement 
is known as Transient Enhanced Diffusion or TED.  TED will subside at temperatures 
above 900°C so it is important to heat the wafers up rapidly to stay out of these 
temperature zones.  The AG610-A is a rapid thermal processor (RTP) that heats the 
wafers with lamps to a set point temperature and ramps back down quickly.  There 
are two AG610 RTP’s in the lab: (A) is for rapid thermal oxidation and annealing, (B) 
is for metal silicides.  The RTP is capable of ramping from 25°C to 1050°C in 
6 seconds, or a ramp rate of 171 °C/second.  Ramping down takes longer since the 
wafer must dissipate its heat through the ambient or quartz pins that it sits on.  The 
ramp rate from 1050°C to 600°C takes 11 seconds, for a ramp rate of 41 °C/second.   
 Recipe MVA1050A will ramp up to 1050°C and soak for 10 seconds to 
anneal the source/drains.  The damage to the silicon lattice will be repaired and the 
dopants will replace silicon atoms in the lattice and become electrically active.  This 
is known as the dopant activation percentage and must be verified through SIMS and 
SRP to compare the total amount of dopants to the active amount of dopants.  Also, 
the junctions must diffuse to the target junction depth so the target doping 
concentrations will be achieved.  Shallow junctions are required so the gate has 
maximum control over the channel.  The junction of the source/drain contacts are 
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deeper so the subsequent silicide does not consume the entire source/drain which will 
cause enhanced leakage current.  The poly must be doped all the way to the interface 
with the gate oxide so poly depletion does not occur which will lower the drive 
current as well as control over the channel in the off-state.  Figure 3-35 shows the 










N+ Poly P+ Poly
 
Figure 3-35:  RTP Source/Drain Anneal 
 Details for the MVA1050A recipe are shown in Table 3-24.  Wafers D1-D10 
& C1-C9 are included. 
 Time/Rate Temp Tsw Gain DGain Iwarm Icold 
Delay 10 sec 25°C      
Ramp 200°C/sec 1050°C      
SS 10 sec 1050°C 55 -25 -25 5086 5086 
Ramp 200°C/sec 300°C      
Table 3-24:  RTP S/D Anneal Recipe 
(Step 53)  Oxide Etch 
 The remaining oxide over the source/drain and poly gates must be removed 
prior to depositing titanium for the TiSi2 formation.  D1-D6 are included to be etched 
for 2 minutes in 50:1 HF.  This will etch approximately 200A of oxide and ensure the 
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silicon is free of oxide.  Wafers C1-C4, and C8-C9 are also etched and 4-point probe 
measurements done to monitor the sheet resistance of the LDD, source/drain contact, 
and poly gates.  Wafers C5-C7 must have their poly etched off in the LAM490 and 
gate oxide etched in HF so the sheet resistance of the well can be determined.  The 
sheet resistance of C6 and C7 should be the same if boron was blocked from 
penetrating the gate oxide from the P+ poly during the source/drain anneal.  The 
CMOS crossection after etching the oxide off the source/drain and poly regions is 
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Figure 3-36:  Pre-Titanium Deposition Oxide Etch 
(Step 54)  Titanium Deposition 
 Titanium is sputtered onto the silicon over the exposed source/drain and gate 
regions.  It will be reacted with the silicon in a thermal process to form titanium 
silicide (TiSi2), which will provide a low sheet resistance contact to the source, gate, 
poly, and body contacts.  Due to a 50% non-uniformity in the titanium sputter 
deposition in the CVC601 with the 4” target, 1000 Å is the target thickness to ensure 
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the edges of the wafers has at least 300 Å.  The CMOS crossection after titanium 
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Figure 3-37:  1000 Å Titanium Deposition for TiSi2 Process 
 To ensure a base pressure in the 1-2x10-6 Torr range, an overnight pump down 
should be done.  Details for the sputter recipe are shown in Table 3-25.  A 5 minute 
pre-sputter should be done to clean the surface of the target.  The center deposition 
rate is 76 Å/min, therefore 13 minutes is required to achieve a 1000 Å thickness.  
Wafers D1-D6 are included. 
Power 350 W 
Pressure 5.0 mTorr
Argon Set Point 14 sccm 
Argon Flow 18.4 sccm
Time 13 min 
Table 3-25:  Titanium Sputter Deposition Process 
(Step 55)  C49 Phase TiSi2 – RTP-1 
 Titanium is reacted with silicon to form C49 phase TiSi2 which is a higher 
resistivity phase.  The target thickness of the TiSi2 is 50 nm, which is less than ½ the 
thickness of the source/drains which are targeted to be 150 nm.  With a resistivity of 
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60-70 Ω-cm, a sheet resistance of around 12 Ω/square should be measured after the 
first TiSi2 phase is formed and un-reacted titanium etched.  The AG610-B RTP is 
used with Recipe MVA715B which will soak at 715°C for 30 seconds in N2.  
Nitrogen is needed to prevent TiSi2 and TiN, which are conductive, on the sidewall 
spacers, which will short the source/drain to the gate.  The CMOS crossection after 
the first TiSi2 reaction is shown in Figure 3-38.  Details for Recipe MVA715B are 
shown in Table 3-26. 
  
Figure 3-38:  C49 Phase Titanium Silicide after RTP-1 
  
 The RTP is capable of ramping from 25°C to 715°C in 3-4 seconds, or a ramp 
rate of 172-200 °C/second.  Ramping down takes longer since the wafer must 
dissipate its heat through the ambient or quartz pins that it sits on.  The ramp rate 
from 715°C to 600°C takes 6 seconds, for a ramp rate of 20 °C/second.   
 Time/Rate Temp Tsw Gain DGain Iwarm Icold 
Delay 30 sec 25°C      
Ramp 200°C/sec 715°C      
SS 30 sec 715°C 68 -15 -5 1976 1976 
Ramp 200°C/sec 450°C      
Table 3-26:  C49 Phase Titanium Silicide Recipe 
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Wafers D1-D6 are included.  Wafers C1-C9 are also put in the RTP so the control 
wafers see the same thermal steps as the device wafers which will cause the shallow 
LDDs and source/drains to diffuse slightly deeper. 
(Step 56)  Un-reacted Ti Etch 
 The un-reacted titanium from the TiSi2 formation is etched in 2:1 H2O2:H2SO4 
mixture for 2 minutes at 90°C.  A glass pie plate with 300 mL H2O2 and 150 mL 
H2SO4 is sufficient to submerge the wafers completely.  The TiSi2 will not etch but 
the un-reacted titanium over the oxide and TiN over the sidewall spacer is etched.  
Figure 3-39 shows the CMOS crossection after removal of the un-reacted titanium.  
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Figure 3-39:  Etch Un-reacted Titanium after TiSi2 Formation 
 To verify all the titanium is removed over the oxide, a Nanospec measurement 
of the oxide thickness can be done to see if a reasonable number is measured. 
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(Step 57)  C54 Phase TiSi2 – RTP-2 
 A 2nd thermal step is performed in the AG610-B RTP to change the TiSi2 from 
C49 phase to C54 phase, which is a lower resistivity phase.  The resistivity for C54 
phase is 13-16 Ω-cm, so a thickness of 50 nm of TiSi2 will result in a sheet resistance 
around 2-4 Ω/square. [14] Recipe MVA850B is used for wafers D1-D6 and C1-C9.  
Details for this recipe are shown in Table 3-27. 
 Time/Rate Temp Tsw Gain DGain Iwarm Icold 
Delay 30 sec 25°C      
Ramp 200°C/sec 850°C      
SS 30 sec 850°C 62 -50 -5 2964 2964 
Ramp 200°C/sec 450°C      
Table 3-27:  C54 Phase Titanium Silicide Recipe 
The wafers are heated to 850°C for 20 seconds to change from the C49 to C54 phase.  
The RTP is capable of ramping from 25°C to 850°C in 5 seconds, or a ramp rate of 
165 °C/second.  Ramping down takes longer since the wafer must dissipate its heat 
through to the ambient or through quartz pins that it sits on.  The ramp rate from 
850°C to 600°C takes 7 seconds, for a ramp rate of 36 °C/second.  The control wafers 
are also included so the control wafers see the same thermal process as the device 
wafers.  The junction depths should further diffuse, although slightly, which will 
result in a change in sheet resistance that can be measure by 4-Point probe. 
(Step 58)  PECVD TEOS ILD-0 Deposition 
 An oxide deposition is performed after the silicide formation to provide 
electrical isolation between the transistors and Metal 1.  Metal 1 is allowed to cross 
polysilicon lines for local interconnect and global routing.  The TEOS oxide will 
insulate the poly as well as provide additional suppression of parasitic transistor 
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channels that can be formed where Metal 1 acts as a gate electrode.  This layer is 
usually known as an ILD-0 layer, which stands for the 0th level Interlevel Dielectric.  
A 3000 Å oxide target is chosen for this step and will be sufficiently thick to provide 
good step coverage over the topography caused by the poly gate.  Additionally, the 
ILD-0 oxide can serve as the dielectric layer for an in-line Metal 1 to Poly capacitor.  
PECVD TEOS is chosen for its high deposition rates and low process temperature.  
The CMOS crossection after the TEOS deposition is shown in Figure 3-40.  Include 
wafers D1-D6 & 1 wafer that can be used for deposition and plasma etch rate 
monitoring. 
 
Figure 3-40:  PECVD TEOS ILD-0 Deposition 
The deposition rate using Recipe A6 3000 Å TEOS LS is approximately 95 Å/sec.  
Therefore, a deposition time of 31 seconds is required to deposit 3000 Å.  The details 




 Step 1 Step 2 Step 3 
Temp 390°C 390°C 390°C 
Gap 220 mils 220 mils 220 mils 
Power 0 W 295 W 0 W 
TEOS flow 400 sccm 400 sccm 0 sccm 
O2 flow 285 sccm 285 sccm 285 sccm 
Pressure 9000 mTorr 9000 mTorr 9000 mTorr 
Time 15 sec 31 sec 10 sec 
Table 3-28:  3000 Å ILD-0 P5000 TEOS Deposition Recipe 
(Step 59)  Photo 9: Contact Cut 
 The ninth lithography level uses the CC mask, which is dark field, to open 
windows to the ILD-0 oxide that is encapsulating the source/drain active regions and 
poly gates.  This photo level will allow the subsequent plasma etch to remove the 
oxide over all terminals of the device.  The standard coat recipe will coat 10,000 Å of 
photoresist which is enough to withstand the subsequent plasma etch.  The CD, X 
error and Y error are recorded.  The CMOS crossection after Contact Cut lithography 













Figure 3-41:  Level 9 Lithography – Contact Cut 
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 A focus-exposure matrix should be run using the AUX FEC job to determine 
the optimal dose and focus parameters.  The optimal parameters for the Level 9 
Contact Cut lithography are shown in Table 3-29.   Caution: after plasma etch of the 
0.5 µm contact cuts and resist strip, it was found the contact cuts over the 
source/drain active areas were not clear; however, the 0.5 µm contact cuts over the 
poly did clear and were able to be etched.  Additional exposure dose and develop time 
as well as SEM verification must be carefully done to ensure all the photoresist is, in 
fact, removed so that the subsequent plasma etch can remove the ILD-0 oxide.  
Wafers D1-D6 are included in this step. 
Mask ID CC 
Stepper Jobname R051ADVCMOS_CC
Dose 240 mJ/cm2 
Focus - 0.2 µm 
Coat Program Coat.RCP, Track 1 
Develop Program Develop.RCP, Track 2
Table 3-29:  Level 9 Lithography Parameters 
(Step 60)  Plasma Etch 
 The oxide over the source/drain, gate and well terminals is removed in 
Chamber C of the Applied Materials P-5000 magnetically enhanced reactive ion etch 
tool (MERIE).  This etch does not need to be perfectly anisotropic since a sloped 
sidewall angle will allow for better step coverage of the subsequent metal 1 aluminum 
deposition.  If a Tungsten PECVD deposition process becomes available in the future, 
a highly anisotropic etch would be desirable since the contact cuts could be placed 
closer to the poly gate and allow for a higher packing density.  A mixture of CF4 and 
CHF3 is used for the plasma chemistry since it will allow carbon deposition on the 
sidewalls of the oxide trench which will enhance the anisotropy.  In addition to 
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sidewall angle considerations, the plasma chemistry will provide high selectivity 
between the oxide and the underlying silicon or TiSi2, in this process.  If the etch rate 
of the silicon or TiSi2 is too high, then over etching of the contact cuts, which is 
necessary to ensure all areas are clear across the wafer, could potentially etch through 
the source/drain junctions and short the active terminals through the wells.  The 
CMOS crossection after plasma etch of the contact cuts is shown in Figure 3-42.  
Wafer D2-D6 are included in the plasma etch, wafer D1 was wet etched in 10:1 BOE 













Figure 3-42:  Contact Cut Plasma Etch 
 The C6-Oxide Etch recipe shown in Table 3-30 etches a patterned TEOS 
oxide at a rate of 33 Å/sec and etches silicon at a rate of 5 Å/sec.  This provides an 
oxide to silicon selectivity of 6.6:1.  The etch rate of photoresist is 8 Å/sec.  A TEOS 
thickness of 3000 Å will take 91 seconds + 10% over etch for a total etch time of 100 
seconds.  The total photoresist lost will be 800 Å out of 10,000 Å. 
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 Step 1 Step 2 
Power 0 W 650 W 
Pressure 250 mTorr 250 mTorr
CHF3 flow 100 sccm 100 sccm 
CF4 flow 50 sccm 50 sccm 
B Field 40 Gauss 40 Gauss 
Time 15 sec 100 sec 
Table 3-30:  Contact Cut RIE Recipe 
 
(Step 61)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8) .  Include wafers D1-D6. 
(Step 62)  Metal 1 Deposition 
 5000 Å of Aluminum with 1% Silicon is sputtered onto the entire wafer to fill 
the contact cut windows to the exposed source/drain and gate regions.  This 
aluminum will be patterned for the Metal 1 layer, which is typically used for local 
interconnect and short range routing.  The Aluminum/Silicon alloy is used to reduce 
source/drain spiking which can occur when the aluminum reacts with the underlying 
silicon regions when the final sinter temperature/time is too high.  The CVC601 DC 
Magnetron sputter system is used with the 8” Al/Si-1% target.  The 5000 Å target 
thickness is enough to fill the contact cuts as small as 0.5 µm.  The CMOS 
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Figure 3-43:  Metal 1 Aluminum Deposition 
 To ensure a base pressure in the 1-2x10-6 Torr range, an overnight pump down 
should be done.  Details for the sputter recipe are shown in Table 3-31.  A five minute 
pre-sputter should be done to clean the surface of the target.  The average deposition 
rate is 357 Å/min, therefore 14 minutes is required to achieve a 5000 Å thickness.  
Wafers D1-D6 are included. 
Power 2000 W 
Pressure 5.0 mTorr
Argon Set Point 14.4 sccm
Argon Flow 18.9 sccm
Time 14 min 
Table 3-31:  Aluminum Metal 1 Sputter Deposition Process 
(Step 63)  Photo 10: Metal 1 
 The tenth lithography level uses the METAL 1 mask, which is clear field, to 
protect the aluminum lines with photoresist.  This photo level will allow the 
subsequent plasma etch to remove all the aluminum not protected by photoresist to 
yield Metal 1 wiring.  The standard 10,000 Å photoresist coat recipe, Coat.rcp on 
Track 1 on the SSI Track, is not thick enough to adequately cover the topography 
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caused by the multiple layers of films now on the wafer.  A thicker photoresist recipe, 
Coatmtl.rcp, is used to coat 13,000 Å of photoresist.  If the resist is too thin, the metal 
under the topography could become exposed and etched away during the subsequent 
metal etch, which will leave open circuits.  In addition to the thicker resist coat, a 
longer develop time is needed.  The Devmtl.rcp is used on Track 2 of the SSI Track 
to provide additional time for the developer soak step.  The CD, X error and Y error 
are recorded.  The CMOS crossection after Contact Cut lithography is shown in 
Figure 3-44.   
 
Figure 3-44:  Level 10 Lithography – Metal 1 
 
A focus-exposure matrix should be run using the AUX FEC job to determine the 
optimal dose and focus parameters.  The optimal parameters for the Level 10 Metal 1 




Mask ID METAL 1 
Stepper Jobname R051ADVCMOS_M1
Dose 200 mJ/cm2 
Focus 0.0 µm 
Coat Program Coatmtl.RCP, Track 1
Develop Program Devmtl.RCP, Track 2 
Table 3-32:  Level 10 Lithography Parameters 
(Step 64)  Metal 1 Plasma Etch 
 After Metal 1 lithography the aluminum is etched in either a chlorine plasma, 
in the LAM4600 RIE etch tool, or a wet chemistry bath.  Due to the fact the 
LAM4600 was down for computer problems, a wet etch was performed on the 
wafers.  A RIE etch is desirable since an anisotropic etch profile will allow for 
submicron lines to be etched.  In a wet chemistry bath, the lateral etch is on the order 
of the thickness of the aluminum, so for a 0.5 µm thickness, 0.5 µm will be lost on 
either side of the line.  Additionally, it has been found that very significant lateral 
etching can occur when metal lines go over topography and a wet etch is performed.  
Even lines as wide as 30 µm can be notched at the edges of the topography and etch 
10 µm from each side.  In the future, a plasma etch should be performed since small 
lines can be etched and notching over topography can be reduced.  The CMOS 














Figure 3-45:  Metal 1 Etch 
(Step 65)  PR Strip 
 The photoresist is stripped in the Branson Asher using the 6” Hard Ash recipe 
described in (Step 8)  if a wet etch of aluminum is done.  Include wafers D1-D6 in 
this ash.  If plasma etching is done in the LAM4600, additional removal techniques 
are required to remove the resist.  The plasma etch gets the wafers very hot and can 
polymerize the resist and also cause a chlorinated top layer of the resist.  This makes 
the resist very difficult to remove with an oxygen plasma ash alone.  It is therefore 
necessary to spin/rinse/dry the wafers immediately after etch to remove any residual 
chlorine that could corrode the aluminum lines.  Next, a wet chemistry photoresist 
stripper should be used to remove any residual polymer formation that an ash will not 
remove.  Finally, a 6” Hard Ash recipe should be used to remove any residual 
photoresist that can be removed in an oxygen plasma.  Since a plasma etch was not 
performed on D1-D6, the additional processing is not necessary. 
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NOTE:  Due to mask availability and time constraints, steps 66-74 were not able to 
be performed for this lot.  Wafers D1-D6 are sent ahead to Step 75 which is a sinter 
step to ensure the Metal 1 aluminum makes good contact with the source/drain and 
gate terminals.  A brief description of the remaining steps will be described so the 
reader has an understanding of the additional processes that need to be developed to 
realize a 2-level metal process. 
(Step 66)  PECVD TEOS ILD-1 Deposition 
 A layer of PECVD TEOS is deposited to form the ILD-1 layer which will 
insulate Metal 2 and Metal 1.  The thickness of this film should be thick enough so 
the subsequent CMP step is able to adequately planarize the surface of the wafer.  
Figure 3-46 shows the CMOS crossection after the ILD-1 layer is deposited. 
 
Figure 3-46:  ILD-1 PEDVD TEOS Deposition 
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(Step 67)  Backend CMP 
 Backend CMP is performed to reduce the topography caused by the poly/ILD-
0/Metal-1/ILD-1 film stack.  The addition of all these layers will cause large step 
heights across the wafer and can make lithography imaging difficult since steppers 
have a limit to their depth of focus.  Long scan profiles can be taken on the Tencor P2 
long scan profilometer to determine if global planarization has been achieved.  The 
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Figure 3-47:  Backend CMP of ILD-1 
 
(Step 68)  Photo 11: Via 
 The 11th lithography level uses the VIA mask which is a dark field mask that 
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Figure 3-48:  Level 11 Lithography - Via 
(Step 69)  Plasma Etch Via 
 The oxide in the windows created with the via lithography level are etched in 
the Applied Materials P-5000 Chamber C.  The same recipe as described in (Step 60)  
can be used.  Since aluminum does not etch in a fluorine chemistry, a large over etch 
can be performed to ensure all the vias are etched properly.  The CMOS crossection 
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Figure 3-49:  Via Plasma Etch 
(Step 70)  PR Strip 
 The photoresist can be stripped in the Branson Asher using the 6” Hard Ash 
recipe described in (Step 8) . 
(Step 71)  Metal 2 Deposition 
 A thick layer of aluminum is sputtered onto the wafers to fill the vias and 
provide a thick enough metal layer for Metal 2 wiring.  A target of 5000 Å – 
10,000 Å will be sufficient to fill the via holes and provide a thick enough layer for 
metal probes to be dropped down on top of pads for electrical testing.  This process 
can be performed in the CVC601 sputter tool.  The CMOS crossection after Metal 2 
aluminization is shown in Figure 3-50. 
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Figure 3-50:  Metal 2 Aluminum Deposition 
 
 If a PECVD Tungsten process becomes available in the future, Tungsten plugs 
can be deposited selectively over the exposed source/drain and gate silicon to be the 
via metal.  This will allow a thinner layer of Metal 2 to be deposited and this layer 
will be more flat which will aid in imaging and subsequent metal levels if desired. 
(Step 72)  Photo 12: Metal 2 
 The 12th lithography level uses the METAL 2 mask, which is clear field, to 
leave photoresist lines that will protect the aluminum during the Metal 2 plasma etch.  
The CMOS crossection after Metal 2 lithography is shown in Figure 3-51. 
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Figure 3-51:  Level 12 Lithography – Metal 2 
(Step 73)  Metal 2 Plasma Etch 
 After Metal 2 lithography the aluminum is etched in either a chlorine plasma 
in the LAM4600 RIE etch tool or a wet chemistry bath.  A RIE etch is desirable since 
an anisotropic etch profile will allow for submicron lines to be etched.  The chlorine 
chemistry used for the aluminum etch does not etch oxide very fast which will allow 
over etch tolerance to ensure the Metal 2 is cleared everywhere across the wafer.  The 
CMOS crossection after the aluminum etch is shown in Figure 3-52. 
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Figure 3-52:  Metal 2 Plasma Etch 
(Step 74)  PR Strip 
 The photoresist can be removed using the guidelines described in (Step 65)  
above.  The decision to use a plasma etch or a wet etch of the aluminum Metal 2 will 
determine which resist stripping technique to use. 
(Step 75)  Sinter 
 The final step in the CMOS process is to ensure intimate contact is made 
between the Metal 1 aluminum and the TiSi2 contacts to the source, drain, gate and 
well contacts.  A low temperature thermal step, called a “sinter” is performed at 
450°C for 15 minutes while flowing a mixture of H2/N2, called “forming gas.”  The 
nitrogen in the gas mixture will provide an inert ambient where aluminum can react 
with any interfacial oxide above the TiSi2 and form Al2O3, which is soluble in 
aluminum.  This will eliminate rectifying behavior in the I-V characteristics of the 
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device that would be seen if an interfacial oxide was left.  TiSi2 will not react with 
aluminum until around 450 °C, so it provides a good barrier against junction spiking.  
Additionally, the hydrogen in the mixture will react with dangling bonds at the Si-
SiO2 interface and reduce the amount of oxide charges.  These charges can shift the 
threshold voltages and need to be minimized.  The final CMOS crossection after the 
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Figure 3-53:  Final CMOS Crossection after Sinter 
The sinter recipe is performed in Tube 2 of the Bruce Furnaces with Recipe #101 









Warm Tube 60 450 10 0 
Push In 30 450 10 0 
Stabilize 15 450 10 0 
Soak in H2/N2 15 450 0 5 
N2 Purge 5 450 10 0 
Pull Out 15 450 5 0 







4.75 mm  
(3.2) Stepper Jobs 
 All stepper job information is written for the Canon FPA2000-i1 stepper.  
There are 12 jobnames that are comprised of a linked Shot, Process, Layout and 
Reticle Table file. 
 
Reticle Table: RR051ADVCMOS 
Layout File:LR051ADVCMOS 
 
Level Jobname Reticle ID Shot File Process File 
1 R051advcmos_act Advcmos051active SR051advcmos_act PR051advcmos1 
2 R051advcmos_nwel Advcmos051nwell SR051advcmos_nwl PR051advcmos2 
3 R051advcmos_pwel Advcmos051pwell SR051advcmos_pwl PR051advcmos3 
4 R051advcmos_poly Advcmos051poly SR051advcmos_pol PR051advcmos4 
5 R051advcmos_nldd Advcmos051nldd SR051advcmos_nld PR051advcmos5 
6 R051advcmos_pldd Advcmos051pldd SR051advcmos_pld PR051advcmos6 
7 R051advcmos_nsd Advcmos051nldd SR051advcmos_nsd PR051advcmos7 
8 R051advcmos_psd Advcmos051pldd SR051advcmos_psd PR051advcmos8 
9 R051advcmos_cc Advcmos051cc SR051advcmos_cc PR051advcmos9 
10 R051advcmos_m1 Advcmos051m1 SR051advcmos_m1 PR051advcmos10
11 R051advcmos_via Advcmos051via SR051advcmos_via PR051advcmos11
12 R051advcmos_m2 Advcmos051m2 SR051advcmos_m2 PR051advcmos12
 
  
 Slot: 12 
 FRA#2 
 
BU = +4.75 mm 
BR = +4.75 mm 
BL = -4.75 mm 








Step = 9.5 mm 
 
5 mm exclusion around wafer 
150 mm – 5 mm – 5mm = 140 mm 
140 mm/9.5 mm = 14 rows and 14 columns 
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(3.3) Test Chip 
 A new test chip is designed using Mentor Graphics IC Station software.  
There are 9 design layers available to the VLSI designer.  From these 9 design layers 
10 masks are made using a MEBESIII electron beam mask writer.  There are 12 
lithography levels that are exposed on the Canon FPA-2000i1 i-line stepper using the 
10 masks.  A picture of the test chip layout is shown in Figure 3-54. 
 
Figure 3-54:  Mentor Graphics Layout of Test Chip 
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Table 3-34 is a summary of the design layers, lithography levels, and mask levels 
created for RIT’s 0.25 µm CMOS process.  The N+/P+ select masks can be used to 
implant the shallow LDD and deeper source/drain contacts.  The N+ and P+ poly 
gates are doped at the same time as the deeper source/drain contact implants.  Due to 
lithography constraints of the Canon Stepper, the smallest fully scaled devices that 
can be designed are based on 0.5 µm MOSIS design rules. [15] Other devices are 
designed on 2.0 µm MOSIS design rules.  
Number Design 
Layer 
 Number Lithography 
Level 
Number Mask Level 
1 Active  1 STI 1 STI 
2 n-well  2 n-well 2 n-well 
3 Poly  3 p-well 3 p-well 
4 N+ select  4 Poly 4 Poly 
5 P+ select  5 n-LDD 5 n-LDD select 
6 Contact cut  6 p-LDD 6 p-LDD select 
7 Metal 1  7 n+-S/D - Use n-LDD select 
8 Via  8 p+-S/D - Use p-LDD select 
9 Metal 2  9 Contact cut 7 Contact cut 
   10 Metal 1 8 Metal 1 
   11 Via 9 Via 
   12 Metal 2 10 Metal 2 
Table 3-34:  0.25 µm Test Chip Design Layers 
Transistors with various lengths and widths are included for electrical 
parameter extraction and to determine the scaling limits of this process.  Logic 
circuits such as inverters, ring oscillators and SRAM are also designed.  In addition to 
these, Van-der-pauw test structures are included for measurements of the sheet 
resistance of n/p wells, N+/P+ S/D, N+/P+ poly gate, and aluminum metal.  Cross 
Bridge Kelvin Resistor test structures are included to measure contact resistance of 
metal 1 to N+/P+ S/D contact, metal 1 to N+/P+ poly gate, metal 1 to N+/P+ well 
contacts, and metal 2 to metal 1.  Polysilicon capacitors over the active region are 
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made so CV analysis can be performed.  The equivalent gate oxide thickness (EOT) 
can be determined electrically from these capacitors.  Also, field transistors are made 
with the STI trench oxide acting as the gate oxide to determine the field VT. 
 Crossectional SEM structures that span the length of the entire chip are 
included to easily characterize many of the processes developed for sidewall angles 
and loading effects in plasma etches as well as filling capabilities for metals and 
TEOS.  Lines and spaces range from 0.25 µm as large as 10 µm and are included for 
STI, gate resist trim, poly RIE, sidewall spacers, contact cut, metal 1, via and metal .  
Additionally, crossectionable inverters span the entire length of the chip for 
















Unit Process Development 
 This chapter will focus on development of selected unit processes needed to 
accomplish the 0.25 µm CMOS process described in Chapter 3.  Certain process steps 
have been adapted, or used directly, from older CMOS technologies run at RIT.  The 
following unit processes are important advancements for this 0.25 µm technology and 
will provide additional details on top of what was described in Chapter 3.  Section 
(4.1) will describe the Shallow Trench Isolation process.  Section (4.2) will describe 
the CMP process of TEOS SiO2.  Section (4.3) will describe the photoresist trimming 
process to create 0.25 µm lines for the poly gate level.  Section (4.4) will describe the 
polysilicon RIE process for achieving the 0.25 µm gate length target in poly.  Section 
(4.5) will describe details of the nitride sidewall spacer RIE process.  Section (4.6) 
will describe details of the Titanium Silicide process for forming low resistance 
contacts.  Finally, Sections (4.7) and (4.8) will detail the contact cut RIE process and 











(4.1) Shallow Trench Isolation 
 
 The isolation technology used for this process is shallow trench isolation 
(STI).  This method of isolation is used in deep-submicron CMOS technologies 
because of its increased packing density compared to a localized oxidation of silicon 
(LOCOS) process that had been employed for older submicron CMOS technologies.  
A “bird’s beak” effect occurs when oxygen diffuses under the silicon nitride masking 
layer and causes some additional field oxide to grow in the active region of the 
device.  This reduces the width of the device and therefore the drive current, as seen 
in Figure 4-1.  To recover this loss, the active region must be increased in size which 
decreases the packing density of the devices. 
 
 
Figure 4-1:  STI vs. LOCOS for Isolation Technology 
 After an initial chemical cleaning of the surface of the wafer a 500 Å dry 
oxide is grown as a pad oxide.  Next, 1500 Å of LPCVD silicon nitride (Si3N4) is 
deposited to act as an etch stop for the subsequent CMP step.  It is noted a 3:1 
Si3N4/SiO2 ratio is designed to relieve stress at the interface of these materials so that 
the Si3N4 remains robust through subsequent processing.  The first lithography step in 
the process is to define the active regions where the transistors will be built.  The 
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0.5 µm 1.0 µm 
active regions will be protected by photoresist and windows will be opened where the 
trenches will be etched into the silicon.    
 First, the silicon nitride and pad oxide are etched followed by etching silicon 
trenches in a reactive ion etch (RIE) fluorine plasma.  Details of the trench etch recipe 
are included in Figure 4-4.  The target trench depth in the silicon is 4000 Å which will 
provide a sufficiently large field threshold voltage for device to device electrical 
isolation.  The minimum spacing between active areas for 0.5 µm design rules is 
1.0 µm, or 4λ.  Figure 4-2 is an SEM micrograph of submicron trenches from 1.0 µm 
down to 0.5 µm. 
Figure 4-2:  Submicron Shallow Trenches after RIE 
 It can be seen the photoresist is being aggressively etched and is flopping over 
and causing “footing” at the bottom of the trench.   A zoomed in picture of this 
footing caused by resist damage is shown in Figure 4-3.  Also included is a picture of 
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4 µm, 5 µm and 10 µm trenches to demonstrate the “loading effect,” where larger 
openings etch faster then smaller ones.  
 
Figure 4-3:  Photoresist Damage Causing Footing at Bottom of Trench 
  Characterization of the FACSPCR process is shown in Figure 4-4.  Etch rates 
of the Nitride, Oxide, Silicon and Photoresist are reported as well as selectivity’s.   
               
  DryTek Quad Etch Recipe for Shallow Trench Isolation  
  for 1500A Nitride on 500A Oxide and 4000 Å Silicon Trench  
         
   Nitride Oxide Silicon Photoresist   
  Average Etch Rate 1010 489 1175 836 A/min  
  Min Etch Rate 969 472 1033 751 A/min  
  Max Etch Rate 1066 519 1233 885 A/min  
  Etch Rate in Center 969 485 1033 751 A/min  
  NU (%) 4.8 4.7 8.8 8.2 %  
         
   Selectivity  Recipe FACSPCR Season  
  Nitride to Oxide 2.07  Power 250 W 350 W  
  Oxide to Silicon 0.42  Pressure 60 mTorr 60 mTorr  
       CHF3 30 sccm 30 sccm  
  Nitride to Silicon 0.86  SF6 30 sccm 30 sccm  
  Silicon to Oxide 2.40  Time 5 min + 30 sec 10 min  
       Chamber 2 2  
  Photoresist to Nitride 0.83      
  Photoresist to Oxide 1.71      
  Photoresist to Silicon 0.71      
               
Figure 4-4:  Shallow Trench RIE Characterization Results 
10 µm 5 µm 4 µm 
Photoresist 
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 The most likely cause of the resist damage is the photoresist not being hard 
baked at a high enough temperature.  It was found that the 120°C set point on the 
hard bake hotplate of the SSI develop track was actually only heating up to 110°C.  A 
decision has been made to increase the hard bake temperature to 140°C, after 
temperature off sets are taken into account, so the photoresist can hold up through the 
entire 5 min + 30 sec plasma etch.   
 A second clean is performed including a 1 minute oxide etch in 
50:1 DI H2O:HF.  This step is used to remove a native oxide layer grown during the 
organic removal bath and also to etch into the pad oxide below the nitride layer.  By 
etching the pad oxide slightly, the sharp corners of the silicon trench will be rounded 
off by a subsequent liner oxidation step.  A 500 Å thermal oxide layer is grown in dry 
O2 to form a high quality interface with the silicon that has a low density of interface 
trap states.  If there is too much charge at this interface, the silicon could invert and 
cause parasitic conduction paths between adjacent devices.  Also, sharp corners will 
lead to high electric fields and cause pre-mature breakdown of the gate oxide.  After 
this step the trenches are filled with PECVD TEOS SiO2 to a thickness greater than 
the sum of the silicon trench depth, pad oxide, and nitride layer thickness; 7000 Å in 







 An SEM micrograph of submicron trenches with widths that range from 
0.6 µm to 2.0 µm are shown in Figure 4-5.  The brighter film at the bottom of the 
trench is the 500 Å pad oxide.  It can be seen that trenches as small as 0.6 µm are able 
to be filled and no voids can be seen. 
 
Figure 4-5:  TEOS Filling of Shallow Trenches 
 The trench oxide is removed with a CMP process described in Section (4.2).  
A basic slurry containing silica grit is put on the wafers and an abrasive pad is rotated 
and put into contact with the wafer.  A chemical and mechanical reaction occurs and 
removes the trench oxide at the same rate everywhere.  Once enough oxide is etched 
the CMP pad reaches the silicon nitride layer which is removed much slower.  Issues 
such as dishing can occur when polishing over topography with small dense spaces 




both global and local planarization.  An SEM micrograph of a 1.0 µm wide trench 
after CMP is shown in Figure 4-6.  The particles on top of the nitride are most likely 
dried silica slurry that did not get removed in the post CMP clean step.  These 
particles will be etched in HF during the subsequent RCA cleans. 
 
Figure 4-6:  Shallow Trench Isolation after CMP of TEOS SiO2 
 After CMP and cleans, a TEOS densification step is performed in a nitrogen 
ambient to make the etch rate of the trench oxide closer to the etch rate of the pad 
oxide.  If these etch rates are not similar, the trenches will etch too fast while 
removing the pad oxide after CMP.  Finally, the silicon nitride layer is removed in a 
175°C hot phosphoric acid (H3PO4) etch.  The pad oxide is used as a screening oxide 
for subsequent implants of the N-well and P-well.  
 






(4.2) TEOS SiO2 CMP 
 CMP of the 7000 A TEOS oxide in the STI process is performed on the 
Westech 372 wafer polisher.  A characterization of the TEOS SiO2 removal process 
has been completed to select the optimal parameters for etch rate, selectivity and non-
uniformity.  The “knobs” available to the CMP process engineer are: down force, 
carrier rotation, pad rotation, type of slurry, slurry flow, back pressure, temperature 
and type of pad.  At the time this characterization was completed, there was no back 
pressure capability so all polishes were done with 0 PSI of back pressure.  The down 
force is controlled by a gauge on the side of the tool since the automated computer 
control electronics are non-operational.  An 80 PSI pressure setting on the gauge 
translates to 500 lbs of force on the head of the carrier.  This force will be distributed 
across a 6” wafer (Area=28.26 in2) to yield the wafer pressure.  This force scales 
linearly and an equation that relates the gauge pressure to wafer pressure (down 
force) is shown in Equation 4-1. 
 
Equation 4-1:  Wafer Pressure = 0.2211 * Gauge Pressure 
 
As a note, the Westech 372 will not engage the down force, and the timer will not 
begin unless gauge pressure is below 10 PSI.  After the Primary Polish button is 
pushed to start the run, the slurry will dispense onto the pad, and then the arm, which 
houses the carrier, is lowered until it is parallel to the pad.  A click will be heard 
which means the timer has started and the gauge pressure can be increased from < 
10 PSI to the desired set point to achieve the correct pressure at the wafer.    
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Min Oxide Etch Rate
Max Oxide Etch Rate
Avg Oxide Etch Rate
 The other paramters included as constants for characterization are: 70 RPM 
carrier rotation, 50 RPM table rotation, 60 mL/min slurry flow, and 0 PSI back 
pressure.  A summary of the average etch rates of oxide and nitride, selectivities, and 











(Å/min) Oxide Nitride 
Oxide/Nitride 
Selectivity 
4 436 156 72.51 48.13 2.79 
5 978 269 45.24 17.01 3.64 
6 1574 407 34.32 38.18 3.87 
7 2331 703 33.39 26.95 3.32 
Table 4-1:  CMP Characterization Results 
A wafer pressure of 6 PSI is chosen since it has the highest selectivity of oxide to 
nitride, the removal rate is the 2nd fastest and the non-uniformity is the 2nd lowest.  A 
tradeoff exists between removal rate, selectivity and non-uniformity.  Since the 
inherent non-uniformity in the CMP tool is large, it is decided the highest selectivity 
settings are optimal to allow for sufficient over polish of the TEOS without polishing 
too much of the nitride protecting the active regions.  The results of the Oxide 
removal rate vs. wafer pressure is shown in Figure 4-7.  It can be seen the removal 













Figure 4-7:  Oxide CMP Removal Rate vs. Wafer Pressure 
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Min Nitride Etch Rate
Max Nitride Etch Rate
Avg Nitride Etch Rate
The results of the Nitride removal rate vs. wafer pressure is shown in Figure 4-8.  It 














Figure 4-8:  Nitride CMP Removal Rate vs. Wafer Pressure 
 It was found CMP removal rates are strongly dependent on the density of the 
pattern being polished.  Optical microscope pictures after the H3PO4 removal are 
shown in Figure 4-9.  It can be seen in the top left pictures the nitride is removed over 
the small active areas of the ring oscillators in the center of the chip.   
 
Figure 4-9:  Pattern Density Dependence on CMP 
Nitride removal rate 
greatly reduced at edge of 
chip due to nitride streets 
Nitride Clear over Small Active Areas 
Some Nitride remains over larger areas 
Nitride Clear over Small Active Areas 
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Nitride remains over the larger active areas since the TEOS SiO2 was not able to be 
removed during the polish.  Subsequently, the H3PO4 acid is not able to remove the 
nitride.  In the bottom left picture, some nitride remains over the larger area van-der-
pauw structures.  This is caused since the smaller active areas are able to distribute 
the down force applied over a smaller area which causes faster removal rates.  The 
larger areas have to distribute this force over a larger area and the removal rate slows 
down.  In a future design, dummy structures should be added to help equalize the 
density across the chip so the small active areas will take longer to polish than if they 
were isolated.  Nitride can be seen remaining at the edge of the chip over the PMOS 
active area.  This is caused because the streets are effectively large active areas due to 
the opaque chrome that is everywhere outside of the chip design area on the mask.  At 
the edge of the chip, the pad is supported on the streets and the force is distributed 
least at the edge.  In a future design, the mask should be made to have clear areas 
outside the chip design area so the streets will effectively be large trenches that will 
not cause this edge proximity effect. 
In summary: 
• CMP is strongly dependent on pattern density; small areas polish faster, dense 
areas polish slower and reduce dishing of the field oxide.   
• Each layout will require a different polish time 
• Dummy structures should be added to reduce the pattern density dependence 
• Active mask should be redesigned to allow for clear field streets to prevent the 
edges of the chips from polishing slower since pad will not be supported by 
large active area streets 
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(4.3) Photoresist Trim for 0.25 µm Lines 
 Mask defined gate lengths of 0.5 µm are reduced to 0.25 µm by trimming the 
photoresist in an O2 plasma in the LAM490.  The LAM490 is a plasma etcher that 
provides isotropic etching of films.  A low power and low oxygen flow recipe is 
needed so the trim process is slow enough to be controllable.  Higher pressures are 
used to make the etch process more isotropic since the oxygen molecules will be 
more likely to collide and produce a random interaction with the photoresist on the 
wafer.  The gap spacing is chosen to increase the across wafer uniformity of the etch.  
The recipe shown in Table 4-2 is used to trim the gates to the target 0.25 µm 
linewidth.  Step 1 is a setup step to stabilize the gas flow and pressure.  Step 2 is the 
actual etching step to trim the gates. Table 4-3 shows the average etch rate and etch 
rate non-uniformity for the resist trim process. 
 Step 1 Step 2 
Power 0W 100W 
Pressure 400 mTorr 400 mTorr 
Gap 1.65 cm 1.65 cm 
O2 flow 20 sccm 20 sccm 
time 30 sec or Stability 2 min + 15 sec
Table 4-2:  LAM490 Resist Trim Process 
 
 Patterned Wafer Blanket Wafer  
Average Resist Etch Rate 720 575 Å/min 
Etch Rate Non-uniformity 7.3 7.1 % 
Table 4-3:  Photoresist Trimming Results 
SEM micrographs of a 0.454 µm resist line, in crossection, is shown in Figure 4-10.  
Approximately 0.25 µm of resist is trimmed from the sidewalls of the resist to yield 
the 0.2 µm lines shown in Figure 4-11. 
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Figure 4-10:  0.454 µm Photoresist Line Before Resist Trimming 
 
 
Figure 4-11:  0.2 µm Photoresist Line After Resist Trimming 
 Standing waves in the photoresist are most likely caused by the post exposure 
bake hotplate heating up to a lower temperature then the set point.  The set point was 
115°C but the actual temperature was found to be about 10°C lower.  This prohibited 
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the ability of the photo active compound in the resist to diffuse and smooth out the 
sidewalls.    
 To verify the correct etch rate for this process, a test wafer can be coated and 
developed with the standard coat and develop recipes.  Then a before and after 
measurement can be taken using the Prometrix Spectramap to get 81 data points for 
etch rates.  This etch rate should be about 575 Å/min with a non-uniformity of 7.1%.  
This etch rate will be different for a patterned wafer since there is less area that needs 
to be etched.  A patterned etch rate of around 720 Å/min with a non-uniformity of 
7.3%.  Additionally, a vertical etch rate measured with the Spectramap of 720 Å/min 
corresponds to a horizontal etch rate of 555 Å/min.  The trim process is not 
completely isotropic so it will take longer to etch the 1250 Å of resist on the sidewall.  
Consequently, approximately 1600 Å of resist will be lost on top of the line to trim 
1250 Å off the side of the line.  A new process needs to be developed with a higher 
pressure, in the 600 mTorr – 1000 mTorr range, which will be more isotropic. 
Equation 4-2 below describes how anisotropic an etch is.  An anisotropy of 0 means 
fully isotropic, equal horizontal and vertical etch rates, while an anisotropy of 1 
means fully anisotropic, zero horizontal etch rate.  For the trim process, an anisotropy 
of 0 is desired. 
Equation 4-2  
chRateVerticalEt
EtchRateHorizontalAnisotropy −= 1  
It is seen with a horizontal etch rate of 555 Å/min and vertical etch rate of 720 Å/min, 
the anisotropy of this etch is 0.23.   
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(4.4) Poly Gate Reactive Ion Etch 
 The photoresist pattern of the gates is transferred into the polysilicon using the 
Drytek Quad Reactive Ion Etcher (RIE).  This tool is meant to produce anisotropic 
profiles where the vertical etch rate is much higher then the horizontal etch rate.  An 
anisotropic profile is desired so that the 0.25 µm critical dimension of the gate created 
in photoresist is transferred into the polysilicon gates.  If the gate etch produces a 
sloped profile, the effective crossectional area of the poly will decrease and therefore 
increase the resistance of the gate.  Since the gates must be charged up to the supply 
voltage, this increase in resistance increases the RC time constant and will cause a 
decrease in transistor switching speeds.  RIE etch tools allow the parallel plates in the 
chamber to be biased such that an electric field is created that accelerates the reactive 
species in a vertical profile.  Sulfur Hexafluoride (SF6) and Tri-fluoro Methane 
(CHF3) are fluorine containing gas species available in Chamber 2 of the Drytek 
Quad.  The CHF3 will deposit carbon on the sidewalls of the etched poly to help 
provide a more vertical etch.  About 10% of oxygen in the plasma is added to 
increase the poly etch rate and decrease the oxide etch rate.  This oxygen also will 
etch the photoresist so it may be desirable to characterize the process with no oxygen 
in the future. 
 In addition to a vertical profile, the etch chemistry must be chosen to provide 
high selectivity between poly and oxide since the gate oxide is so thin and needs to 
act as an etch stop layer.  The FACPOLY recipe shown in Table 4-4 etches 
polysilicon at a rate of 336 Å/min and etches silicon dioxide at a rate of 70 Å/min.  
This provides a poly to oxide selectivity of nearly 5:1.   
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 Chamber Season Poly Etch 
Power 350 W 200 W 
Pressure 30 mTorr 30 mTorr 
SF6 10 sccm 10 sccm 
CHF3 35 sccm 35 sccm 
O2 5 sccm 5 sccm 
time 10 min 5 min + 30 sec
Table 4-4:  Polysilicon RIE Recipe 
 The Chamber Season step is performed with the quartz plate in the chamber to 
remove contaminants and other molecules adsorbed on the surface of the plate and 
walls of the chamber.  Without seasoning, it will be difficult to achieve a base 
pressure of 30 mTorr in the chamber.  The quartz plate is used because it is found to 
have better etch uniformities compared to the aluminum plate which is also available.  
The main poly etch recipe is run after the season recipe to etch the poly gates.  The 
DC bias and reflected power can be monitored from the computer and power supply. 
It is observed that this recipe etches the edges of the wafer faster then the center of 
the wafer.  A very useful endpoint method is watching the wafer through the quartz 
window in the chamber and stopping the etch when the ring of poly disappears.  This 
ring is visible because the underlying gate oxide appears gray.   
 Figure 4-12 is an SEM micrograph of a 0.25 µm poly line after plasma etching 
of the poly gate.  It can be seen the CD at the Si/SiO2 interface is about 0.25 µm while 
the CD at the top of the profile is about 0.13 µm.   
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Figure 4-12:  SEM Micrograph of 0.25 µm Poly Gate 
A sidewall angle of nearly 75 degrees is calculated based on the vertical and 
horizontal etch rates compared to the resist mask.  A more anisotropic etch should 
yield a sidewall angle of 90 degrees which will give the poly its full crossectional 
area. 













(4.5) Si3N4 Sidewall Spacer RIE 
 The nitride spacers are etched in the Drytek Quad using the FACSPCR recipe 
described in Step 44 above.  Figure 4-13 is an SEM micrograph of nitride spacers on 
the 0.25 µm poly gates of a ring oscillator.  It can be seen the spacers are slightly 
smaller then the 200 nm target due to the fact the poly deposition came out thin, 
around 180 nm.  Also, the spacer etch is not perfectly anisotropic, so lateral etching 
causes the spacer length to be around 150 nm.  The resistance of the shallow LDD is 
controlled not only by the doping profile but also the geometry due to the length and 
width.  Since the LDD is self aligned to the poly gate and the subsequent source/drain 
implant is self aligned to the spacer, a smaller spacer length will result in a lower 
LDD resistance.  This will allow for a larger drive current but also more susceptibility 
to hot carrier effects. 
 
Figure 4-13:  0.25 µm Ring Oscillator with Nitride Spacers 
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 A zoomed in picture of a 0.25 µm poly line with nitride spacer is shown in 
Figure 4-14.  It can be seen the silicon is etched about 200 Å at the edge of the spacer.  
This is caused by increased electric fields at the corners of the spacer which increases 
the etch rate locally.  As an improvement to this process, a 500 Å TEOS should be 
deposited after the Poly Re-Ox step.  This will provide a thicker stopping layer for the 
spacer etch and will keep the silicon from being etched at the edge of the spacer. 
 











(4.6) Titanium Silicide 
 
A self-aligned silicide (SALICIDE) process will be used to make very low 
resistance contacts in the source/drain/gate regions of the device.  For the 
source/drain contact regions, the sheet resistance must be made much lower then the 
sheet resistance of the LDD so most of the drain voltage is applied across the channel 
of the device.  For the gate, the lower sheet resistance will allow higher switching 
because the gate capacitor will be charged and discharged faster.  
Titanium silicide (TiSi2) is widely used in 0.25 µm CMOS processes and is 
used in Intel’s 0.25 µm CMOS process. [11]  The silicide is made by reacting 
titanium metal with silicon to form a titanium-silicon alloy.  Table 4-5 is a summary 













with Al at 
(°C) 
nm of Si 
consumed 










(C54) 13-16 700-900 ~900 450 2.27 2.51 
TiSi2 
(C49) 60-70 500-700   2.27 2.51 
Table 4-5:  Titanium Silicide Properties 
The C49 phase is a higher resistivity phase of TiSi2 and is formed by reacting 
Ti and Si at a temperature of 715°C for 30 seconds.  Lower resistivity TiSi2 can be 
formed by further reacting the C49 phase at 850°C for 20 seconds.  A TiSi2 thickness 
of 50 nm will result in a sheet resistance of 12 – 14 Ω/sq for C49 phase but reduce to 
2.6 - 4 Ω/sq in the C54 phase, which is a 4x reduction of sheet resistance.  From 
Table 4-5 above, 45 nm of Si is consumed by 20 nm of Ti to form 50 nm of TiSi2.  
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The junction depth of the source/drain contact is 150 nm, so this accounts for 1/3 of 
the junction depth.  If the silicide consumes more than ½ of the source/drain contact 
junction leakage will occur and increase substrate current. [8]  
After electrical testing of completed devices, a large amount of reverse bias 
leakage is measured for the drain diode.  There is large leakage at 0 V and increases 
with increasing reverse bias.  This is not caused by an avalanche breakdown 
mechanism as the current increases exponentially from 0 V.  It is believed the origin 
of this leakage is due to the consumption of too much silicon during the 1st step in the 
RTP process for the TiSi2.  Additionally, the junction depths of the arsenic 
source/drains may not have diffused deep enough to support such a thick silicide 
layer and the temperature during the source/drain anneal may not have annealed out 
all the damage caused by the heavy dose implant.  In the future, a process needs to be 
developed with diode test structures to focus in on a process that will exhibit low 
junction leakage.  The C49 phase TiSi2 reaction may need to be lowered to 700°C for 
20 seconds, instead of 715°C for 30 seconds, as a good starting point.   
 After S/D Anneal 




Average Sheet Resistance 
(Ω/sq) 45 12.86 1.66 
Table 4-6:  TiSi2 Sheet Resistance Results 
 Table 4-6 shows the sheet resistances of the source/drain regions after S/D 
anneal and after the two RTP steps.  It can be seen the average sheet resistance after 
the 2nd RTP step is 1.66 Ω/sq, which is about 2x too low.  This indicates the TiSi2 
thickness may be 2x too high and causing this reverse bias leakage. 
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(4.7) Contact Cut RIE 
 For a fully scaled 0.25 µm CMOS process the designed contact cuts are 0.25 
µm x 0.25 µm. [15]  Since the Canon stepper is being used for the lithography, these 
contact cuts will be increased to 0.5 µm x 0.5 µm for the smallest devices.  Also 
included are devices with 2 µm x 2 µm contact cuts, which can be wet etched in 
buffered HF acid.  Contact cuts smaller then this will need to be plasma etched 
because the HF acid will not go into the hole due to surface tension with the 
photoresist.  Loading is a fabrication problem that arises when etching small and large 
dimension contact cuts on the same chip.  The larger contacts will clear before the 
smaller contacts which will cause the need to over-etch.  While over-etching the 
smaller contact cuts, the source/drain/gate regions of the larger contact cuts will be 
etched into, possible shorting out the device during subsequent metallization.  
 An SEM micrograph of submicron contact cuts with widths that range from 
0.45 µm to 0.95 µm are shown in Figure 4-15.  It can be seen that trenches as small as 
0.45 µm are able to be etched.  This recipe wad developed by Germain Fenger. 
 
Figure 4-15:  SEM Micrograph of Submicron Contact Cuts 
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 A zoomed in picture of a 0.5 µm contact cut is shown in Figure 4-16.  An 82° 
sidewall angle is measured from the base of the contact cut trench.  Details of the etch 
recipe used to etch these contact cuts are shown in Figure 4-17. 
  
Figure 4-16:  SEM Micrograph of 0.5 µm Contact Cut 
               
  Applied Materials P5000 Chamber-C Contact Cut   
  Etch Recipe for 3000 Å TEOS Oxide On Silicon  
         
   Oxide Silicon Photoresist Blanket Oxide   
  Average Etch Rate 30.84 5.36 8.30 44.95 Å/sec  
  Min Etch Rate 27.40 4.90 6.95 - Å/sec  
  Max Etch Rate 32.50 5.65 9.59 - Å/sec  
  Etch Rate in Center 32.50 5.65 9.59 49.50 Å/sec  
  NU (%) 8.51 7.11 15.96 - %  
         
   Selectivity  Recipe C6-Oxide Etch  
 Oxide to Silicon 5.76  Step 1 2  
  Photoresist to Oxide 0.27  Power 0 W 650 W  
  Photoresist to Silicon  1.55   Pressure 250 mTorr 250 mTorr  
     CHF3 100 sccm 100 sccm  
     CF4 50 sccm 50 sccm  
     B Field 40 Gauss 40 Gauss  
     Time 15 sec 100 sec  
               
Figure 4-17:  Contact Cut RIE Characterization Results 
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(4.8) Metal Fill of Contact Cuts 
 A target of 5000 Å is sputtered over the wafers to fill the contact cuts and 
make electrical connections to the terminals of the transistors.  The sputter process is 
described in Step 62 above.  An SEM micrograph of submicron contact cuts with 
widths that range from 0.45 µm to 0.95 µm that have been filled with aluminum are 
shown in Figure 4-18.  It can be seen that trenches as small as 0.45 µm are able to be 
filled.  Also, it can be seen as the contact cuts are made smaller in size, less metal is 
able to get into the openings and a thinner sidewall coverage results.   
 
Figure 4-18:  Submicron Contact Cuts Filled with Aluminum 
 A zoomed in picture of a 0.5 µm contact cut filled with aluminum is shown in 
Figure 4-19.  There is approximately 2000 Å of aluminum in the bottom of the 
contact cut.  This increases to 3250 Å for a 0.95 µm contact cut.  Larger contact cuts 
will fill with close to the same thickness as the target blanket thickness of 5000 Å. 
 




 This chapter will focus on electrical testing of completed NMOS and PMOS 
transistors.  Lot R050922 was started on September 9, 2005 and completed on 
March 23, 2006.  The following sections will provide results of the best case 0.25 µm 
NMOS and PMOS transistors.  Characterization of the on-state performance is 
discussed in Sections (5.1) and (5.2) for the NMOS and Sections (5.4) and (5.5)for 
the PMOS using ID-VD family of curves and ID-VG threshold voltage sweeps.  The 
off-state performance is discussed in Section (5.3) for the NMOS and Section (5.6) 
for the PMOS using sub-threshold Log (ID)-VG results.  Section (5.7) will describe 
the threshold voltage roll-off short channel effect measured in the devices.  Section 
(5.8) will describe the Terada Muda method for extraction of effective gate length, 
Leffective, and source/drain series resistance, RSD.  Finally, Capacitance-Voltage 
analysis of P+ and N+ poly capacitors on the 50 Å gate oxide will be described in 









(5.1) NMOS ID-VD (Family of Curves) 
 The ID-VD plot for a 0.25 µm NMOS transistor is shown in Figure 5-1.  This 
is also known as the “family of curves” plot which is a defining characteristic for an 
operational transistor.  The gate voltage is stepped from 0 V to 2.5 V in 0.5 V 
increments while sweeping the drain from 0 V to 2.5 V.  The mask defined channel 
length is 0.5 µm, with a ∆L of 0.3 µm.  This results in an Leffective of around 0.2 µm 
with an Lpoly of 0.25 µm.  This is the target minimum gate length for the 0.25 µm 
CMOS technology.  Keep in mind the mask defined gate lengths are decreased by at 
least 0.25 µm due to the photoresist trimming process to reduce the gate lengths of the 
transistors.  




















Figure 5-1:  ID-VD Family of Curves for 0.25 µm NMOS Transistor 
The drive current is 177 µA/µm at VG=VD=2.5 V.  With a threshold voltage of 
around 1 V, the gate overdrive, VG-VT, is 1.5 V.  This current is lower then the target 
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current of 600 µA/µm described in Chapter 2 which could be caused by a thicker 
Equivalent Oxide Thickness (EOT) caused by poly depletion if the poly wasn’t doped 
to a high enough concentration at the poly/SiO2 interface.  To determine the amount 
of poly depletion, capacitors are also examined in Section (5.10) to extract EOT and 
compare this to the value measured from the VASE Ellipsometer.  Also, the LDD 
regions may not have been doped high enough which causes too much parasitic 
resistance.  Additionally, the well doping appears to be too high given the fact the 
threshold voltage is 0.5 V higher then the 0.5 V threshold voltage target.  This would 
indicate the higher channel doping is reducing the mobility of the electrons in the 
channel which degrades the drive current.   
 A balance between on-state current and off-state current exists where a high 
performance device technology will allow for a larger off-state current to obtain a 
higher on-state current with reduced channel doping.  Likewise, this tradeoff exists 
between low channel doping for higher mobility and high channel doping for short 
channel control.  EOT, LDD resistance and channel doping must be optimized to 
reach a higher drive current.  It is encouraging that NMOS at the smallest lithography 










(5.2) NMOS ID-VG 
 The ID-VG plot for a 0.25 µm NMOS transistor is shown in Figure 5-2.  This 
is the same transistor shown in the ID-VD plot above, but this test fixes the drain 
voltage at + 0.1 V and sweeps the gate from 0 V to 2.5 V.  The linear extrapolation to 
the x intercept at the maximum slope of the ID-VG plot is the threshold voltage.  It is 
seen the threshold voltage is + 1.0 V, which is 0.5 V higher then the desired voltage.  



















Figure 5-2:  ID-VD Threshold Voltage Sweep of 0.25 µm NMOS Transistor 
At high enough gate voltages above the threshold voltage, the current will begin to 
have a decreased slope.  This is due to source/drain series resistance, mostly from the 
LDD regions, and mobility degradation due to increased normal electric fields that 
cause scattering of carriers at the Si/SiO2 interface.  The LDD resistance is intentional 
to reduce hot carrier injection into the gate oxide that can cause long term reliability 
issues and increased gate leakage. 
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(5.3) NMOS Sub-threshold ID-VG 
 A large amount of sub-threshold leakage current is observed as the drain is 
increased from 0.1 V to 2.5 V as seen in Figure 5-3 below.  At first glance this looks 
like drain induced barrier lowering, DIBL, where the drain is influencing the amount 
of carriers allowed to leak from source to drain before the device is at threshold.   


















VD=0.1V (Remove Drain Leakage)
VD=2.0V
VD=2.0V (Remove Drain Leakage)
VD=2.5V
VD=2.5V (Remove Drain Leakage)
 
Figure 5-3:  ID-VG Sub-threshold for 0.25 µm NMOS Transistor 
 
However, Figure 5-4 below, which is a plot of the current through the drain diode, 
shows large reverse bias leakage.  This leakage accounts for a significant portion of 
the off-state leakage and is subtracted from the ID-VG plot in Figure 5-3 to give a 
better estimation of the off-state performance of the device if this damage is reduced.  
The 2nd slope shown in Figure 5-3 before threshold is most likely caused by acceptor 






















Figure 5-4:  NMOS Drain Reverse Bias Leakage 
 
This leakage may be caused by arsenic implant damage from the source/drain contact 
implant or the TiSi2 consuming too much of the source/drain silicon.  A summary of 
electrical parameters for the 0.25 µm NMOS transistor is shown in Table 5-1. 
Ion @ VG=VD=2.5 V 177 µA/µm  Lmask 0.5 µm 
Ioff @ VD=0.1 V 208.7 pA/µm  Lpoly 0.25 µm 
Ioff @ VD=2.5 V 139.2 nA/µm  Leffective 0.2 µm 
Log(Ion/Ioff) @ VG=VD=2.5 V 3.1 decades    
VT 1.014 V    
SS @ VD= 0.1 V 118.9 mV/decade    
Table 5-1:  0.25 µm NMOS Transistor Electrical Results 
 
It can be seen Ioff @ VD=2.5 V is about 139x larger then the desired Ioff of 
1 nA/µm.  When the drain leakage is removed Ioff is reduced to 11 nA/µm.  The sub 
threshold swing is higher then the desired 85 mV/decade due to influence of the leaky 
drain diode.  Likewise, the Ion/Ioff ratio is lower then it would be if the damage were 
annealed out. 
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(5.4) PMOS ID-VD (Family of Curves) 
 The ID-VD plot for a 0.25 µm PMOS transistor is shown in Figure 5-5.  The 
gate voltage is stepped from 0 V to -2.5 V in -0.5 V increments while sweeping the 
drain from 0 V to -2.5 V.  The mask defined channel length is 0.6 µm, with a ∆L of 
0.4 um.  This results in an Leffective of around 0.2 µm with an Lpoly of 0.25 µm.  This is 
the target minimum gate length for the 0.25 µm CMOS technology.  Keep in mind the 
mask defined gate lengths are decreased by at least 0.25 µm due to the photoresist 
trimming process to reduce the gate lengths of the transistors and lateral diffusion 
from the LDD under the gate will further reduce the effective channel length. 























Figure 5-5:  ID-VD Family of Curves for 0.25 µm PMOS Transistor 
 
The drive current is 131 µA/µm at VG=VD=-2.5 V.  With a threshold voltage of -
0.75 V, the gate overdrive, VG-VT, is 1.75 V.  This current is lower then the target 
current of 240 µA/µm described in Chapter 2 which could be caused by a thicker 
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EOT caused by poly depletion.  Capacitors are examined in Section (5.9) to extract 
EOT and compare this to the value measured from the VASE Ellipsometer.  Also, the 
LDD regions may not have been doped high enough which causes too much parasitic 
resistance.  Additionally, the well doping appears to be too high given the fact the 
threshold voltage is 0.25 V higher in magnitude then the -0.5 V threshold voltage 
target.  This would indicate higher channel doping which reduces the mobility of the 
holes in the channel which degrades the drive current.   
(5.5) PMOS ID-VG 
 The ID-VG plot for a 0.25 µm PMOS transistor is shown in Figure 5-6.  The 
linear extrapolation to the x intercept at the maximum slope of the ID-VG plot is the 
threshold voltage.  It is seen the threshold voltage is - 0.75 V, which is 0.25 V higher 
in magnitude then the desired threshold voltage of -0.5 V. 





















Figure 5-6:  ID-VG Threshold Voltage Sweep for 0.25 µm PMOS Transistor 
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(5.6) PMOS Sub-threshold ID-VG 
 An increased amount of sub-threshold leakage current is observed as the drain 
is increased from -0.1 V to -2.5 V as seen in Figure 5-7 below.  At first glance this 
looks like drain induced barrier lowering, DIBL, where the drain is influencing the 
amount of carriers allowed to leak from source to drain before the device is at 
threshold.  However, it is found the current through the drain diode, shows a reverse 
bias leakage.  This leakage accounts for a significant portion of the off-state leakage 
seen in Figure 5-7. 

























Figure 5-7:  ID-VG Sub-threshold for 0.25 µm PMOS Transistor 
 
Much like the NMOS transistor drain leakage explained above, the PMOS transistor 
also had increased off-state leakage.  This leakage is most likely caused by too much 
silicon being consumed during the TiSi2 formation.  A second sub-threshold slope is 
observed in the upper portion of the weak inversion region.  This is most likely 
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caused be interface traps from the TiSi2 contacts or gate oxide plasma damage that 
reduce the current in the device.  A summary of electrical parameters for the 0.25 µm 
PMOS transistor is shown in Figure 5-2. 
Ion @ VG=VD=-2.5 V -131 µA/µm  Lmask 0.6 µm 
Ioff @ VD=-0.1 V -20 fA/µm  Lpoly 0.25 µm 
Ioff @ VD=-2.5 V -4.9 pA/µm  Leffective 0.2 µm 
Log(Ion/Ioff) @ 
VG=VD=-2.5 V 
7.4 decades    
SS @ VD= -0.1 V 75.3 mV/decade  VT -0.75 V 
SS @ VD= -2.5 V 84.75 mV/decade  DIBL 8.33 mV/V @  
-1 nA/µm 
Table 5-2:  0.25 µm PMOS Transistor Electrical Results 
 The drive current at VG=VD=-2.5 V is -131 µA/µm which is lower then the 
240 µA/µm target described in Chapter 2.  The off-state current at -0.1 V and -2.5 V 
is 7.4 decades lower then the drive current at VG=VD=-2.5V.  Also, the sub-
threshold swing is calculated to be 75.3 mV/decade for VD=-0.1 V and increases to 
84.75 mV/decade for VD=-2.5V.  A DIBL value of 8.33 mV/V at ID=-1 nA/µm is 
computed using Equation 2-7 from Chapter 2.  As with the NMOS, improvements in 
the performance of the device can be engineered to achieve higher on-state current at 
an acceptable off-state leakage current.  The NMOS and PMOS transistors presented 













(5.7) VT Roll-off 
 One of the common short channel effects described in Chapter 2 was 
threshold voltage roll-off.  Figure 5-8 is a plot of threshold voltage for the NMOS and 
PMOS transistors versus effective gate length.  It can be seen the NMOS does not 
























Figure 5-8:  Threshold Voltage Roll-Off Short Channel Effect 
Higher doping of the wells, thinner gate oxide and shallow junction depths will help 
mitigate this effect for small gate lengths.  The VT roll-off short channel effect will 
always be present in deep submicron transistors at some very small gate length.  In 
analog and digital circuits there will be different size gate lengths on the same chip 
for various applications.  It is important to provide this VT data to the chip designers 






(5.8) Effective Channel Length Extraction 
 
It is desirable to know the effective channel length and source/drain series 
resistance for the NMOS and PMOS transistors.  Due to process biases from photo 
resist trimming, poly etch, poly re-oxidation and lateral diffusion of the source/drain 
extensions, the effective gate length of a transistor will be smaller then the mask 
defined gate length.  A circuit schematic of an NMOS transistor with source/drain 
resistance is shown in Figure 5-9.  The Terada-Muta method for extraction of 
effective channel length and source/drain series resistance was done on NMOS and 
PMOS devices with multiple gate lengths. [16] This involves biasing the transistor in 
the linear region with a drain voltage of 0.1 V.  In this region of operation, the drain 
current is small, so VG-VT >>IDRSD, meaning the voltage drop across the source/drain 
series resistors will be small. 
 
Figure 5-9:  Transistor with Source/Drain Series Resistance Equivalent Circuit 
Equation 5-1   
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Rm is calculated as the drain to source voltage divided by the drain current.  
Rm is comprised of the source/drain series resistors RD and RS, as well as the 
channel resistance as shown in Equation 5-1. [16]  Rm is computed for various gate 
lengths at different VGS-VT values.  By plotting Rm vs the mask defined gate length, 
an intersection of lines will occur at a unique point.  From the x-axis a ∆L for all 
devices is obtained which can be used to determine Leffective.  Leffective is Lmask – ∆L.  
The y-axis will give the source/drain series resistance common to all devices.   
This 0.25 µm CMOS process uses an intentional resist trimming process to 
decrease the gate lengths from 0.5 µm to 0.25 µm in photoresist.  It should not be 
surprising to see a ∆L of at least 0.25 µm.  Results for the NMOS transistors are 
shown in Figure 5-10.  A ∆L of 0.3 µm is obtained and an RSD of 530 Ω.  This is a 
reasonable value when adding all the resist trimming biases and lateral diffusion of 
the arsenic LDDs.    The RSD is reasonable for an LDD device with additional 






















RSD ~ 530 Ω
 
Figure 5-10:  NMOS Effective Channel Length and RSD Extraction 
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The same analysis is performed for the PMOS transistors as shown in Figure 5-11.  
The ∆L for the PMOS is 0.4 µm and the RSD is 500 Ω.  The ∆L is reasonable from the 
same etch biases previously discussed and the boron from the p-LDD may have 
diffused deeper due to TED, and caused additional lateral diffusion.  The RSD is 



















RSD ~ 500 Ω
 
Figure 5-11:  PMOS Effective Channel Length and RSD Extraction 
The Terada Muta method is typically used for extracting effective channel lengths for 
technologies at the 0.35 µm node an above.  Oftentimes it is difficult to get all the 
lines to cross at one unique point which gives error in which ∆L to choose.  The fact 
all 3 lines cross at one clear point for both the NMOS and PMOS and the source/drain 
resistances are very similar, the ∆L values seem reasonable for the process biases 
described above.  A 2nd method was attempted, known as the “Shift and Ratio” 
method [17], which claims to have accuracy for 0.25 µm technologies and smaller, 
however, the analysis was not successful in determining a ∆L.  Additional work is 
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needed to characterize this method and compare it to Terada Muta or SEM/TEM 
pictures with highlighted source/drain regions.  
(5.9) P+ Poly C-V 
 CV analysis was completed on wafer C9, a capacitor test wafer, to extract the 
equivalent oxide thickness (EOT) for the P+ poly active capacitor.  Figure 5-12 is a 
plot of capacitance per unit area versus gate voltage for five test sites on the P+ poly 
wafer.  As discussed in (2.4.1), a 50 Å gate oxide will have a capacitance of 
690 nF/cm2.  It can be seen the average capacitance is 712 nF/cm2 which translates to 
an average EOT of 48 Å with a standard deviation of 0.8 Å.  This extracted thickness 
matches very closely to optical VASE measurements.  There is not a noticeable poly 
depletion effect which would indicate the low drive currents tested is a result of VT 
shifts, high well doping, high LDD resistance or perhaps contact resistance.   
Cox' for P



















Avg. EOT = 48 Å
               σ = 0.8 Å
 
Figure 5-12:  CV Analysis for 48 Å EOT P+ Poly Capacitors 
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(5.10) N+ Poly C-V 
 CV analysis was also completed on wafer C8, a capacitor test wafer, to extract 
the equivalent oxide thickness (EOT) for the N+ poly active capacitor.  Figure 5-13 is 
a plot of capacitance per unit area versus gate voltage for five test sites on the N+ poly 
wafer.  It can be seen the average capacitance is 592 nF/cm2 which translates to an 
average EOT of 58 Å with a standard deviation of 3.6 Å.  This extracted thickness is 
larger compared to optical VASE measurements.  It appears there is a noticeable poly 
depletion effect which is causing a reduction in the oxide capacitance which will also 
result in a lower drive current measured in the devices and a higher sub-threshold 
swing since the gate does not have as great an influence on the channel.  A 16% 
thicker EOT does not account for the 2.5x lower drive currents measured.  Once 
again, the low drive currents tested may be a result of VT shifts, high well doping, 
high LDD resistance or perhaps contact resistance.   
Cox' for N



















Avg. EOT = 58 Å
              σ = 3.6 Å
 
Figure 5-13:  CV Analysis for 58 Å EOT N+ Poly Capacitors 
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The capacitors tested on the device wafers yield a diode characteristic which indicates 
the gate is shorted to the source/drain that is implanted between the poly square and a 
larger active square.  This diode is most likely created from silicide grown over the 
nitride spacers during the TiSi2 process.  The smaller area gates, such as the 
operational transistors, do not exhibit this gate to source/drain short, suggesting the 
larger perimeter from the larger area capacitors increase the likelihood of a TiSi2 
short.  Control wafer C9 is a p-type substrate control wafer with the 50 Å gate oxide 
and P+ implanted poly.  Control wafer C10 is a p-type substrate control wafer with the 
50 Å gate oxide and N+ implanted poly.  This wafer has gone through all thermal 
steps the device wafers have seen, however no n-well implant was done, so the 
threshold voltage that can be extrapolated from the CV curve is not the same as the 


























 An advanced process for fabrication of 0.25 µm CMOS transistors has been 
demonstrated.  The 0.25 µm NMOS and PMOS are the smallest transistors ever 
fabricated at RIT.  This process is designed for transistors with Lpoly = 0.25 µm and 
Leffective = 0.2 µm on 150 mm (6”) silicon wafers. Devices with an Leffective of 0.2 µm 
and smaller have been tested and found to be operational.   
 Many processes have been integrated to produce the final CMOS devices, 
including: 50 Å gate oxide with N2O, shallow trench isolation by chemical 
mechanical planarization (CMP), dual doped polysilicon gates for surface channel 
devices, ultra-shallow low doped source/drain extensions using low energy As and 
BF2 ions, rapid thermal dopant activation, Si3N4 sidewall spacers, TiSi2 salicide 
source/drain contacts and gates, uniformly doped twin wells, 2 level aluminum 
metallization and contact cut RIE.  Each process can be improved upon by students in 
the RIT factory for enhanced yield and performance of the devices.   
 Successful fabrication of these deep-submicron devices will provide the 
SMFL with essential process qualifications and improve the teaching capabilities of 
the Microelectronic Engineering Department at RIT.  Students will have deep 
submicron devices which can be tested in labs as well as SEM crossection and 
process data that can be studied so improvements can be implemented.  This work is 
funded by the Microelectronic Engineering Department at RIT for the author’s 
Master of Science Thesis in Microelectronic Engineering. 
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